產品資訊

82 SERIES

MG82FG5A32

  • * 1-T 80C51 Central Processing Unit
  • * MG82FG5A32 with 32K Bytes flash ROM
    • *ISP memory zone could be optioned as 1KB/1.5KB~4KB
    • *Flexible IAP size by software configured
    • *Code protection for flash memory access
    • *Flash erase/program cycle: 10,000 times
    • *Flash data retention: 100 years at 25℃
    • *Default MG82FG5A32 Flash space mapping
      AP Flash mapping 32KB 0000h~7FFFh
      IAP Flash mapping 30.5KB 8000h~F9FFh
      ISP Flash mapping 1.5KB FA00h~FFFFh,ISP Boot code
  • * Data RAM
    • *On-chip 256 bytes scratch-pad RAM
    • *5120 bytes expanded RAM (XRAM)
  • * Dual data pointer
  • * Variable length MOVX for slow SRAM/Peripherals
  • * Interrupt controller
    • *16 sources, four-level-priority interrupt capability
    • *Four external interrupt inputs, nINT0, nINT1, nINT2 and nINT3
    • *All external interrupts support High/Low level or Rising/Falling edge trigger
  • * Four 16-bit timer/counters, Timer 0, Timer 1, Timer 2 and Timer 3
    • *T0CKO on P34, T1CKO on P35, T2CKO on P10 and T3CKO on P01
    • *X12 mode enabled for T0/T1/T2/T3
  • * Programmable 16-bit counter/timer Array (PCA) with 6 compare/capture modules
    • *Capture mode
    • *16-bit software timer mode
    • *High speed output mode
    • *8/10/12/16-bit PWM (Pulse Width Modulator) mode with phase shift function
  • * Keypad Interrupt (P0/P2/P5/P6)
  • * 12-Bit ADC
    • *Programmable throughput up to 250 ksps
    • *Up to 8 channel single-ended inputs or 4 channel differential inputs
  • * Enhanced UART (S0)
    • *Framing Error Detection
    • *Automatic Address Recognition
    • *Speed improvement mechanism (X2/X4 mode)
  • * Secondary UART (S1)
    • *Dedicated Baud Rate Generator
    • *S1 shares baud rate generator to S0
  • * Master/Slave SPI serial interface
  • * Master/Slave two wire serial interface (TWSI)
  • * Programmable Watchdog Timer, clock sourced from ILRCO
    • *One time enabled by CPU or power-on
    • *Interrupt CPU or Reset CPU on WDT overflow
    • *Support WDT function in power down mode (watch mode)
  • * On-Chip-Debug interface (OCD)
  • * Maximum 55 GPIOs in LQFP64 package
    • *P3 can be configured to quasi-bidirectional, push-pull output, open-drain output and input only
    • *P0, P1, P2, P4, P5 and P6 can be configured to open-drain output or push-pull output
    • *P6.0 and P6.1 shared with XTAL2 and XTAL1
  • * Multiple power control modes: idle mode, power-down mode, slow mode, sub-clock mode, watch mode and monitor mode.
    • *All interrupts can wake up IDLE mode
    • *11 sources to wake up Power-Down mode
    • *Slow mode and sub-clock mode support low speed MCU operation
    • *Watch mode supports WDT to resume CPU in power down
    • *Monitor mode supports BOD1 to resume CPU in power down
  • * Two Brown-Out Detectors
    • *BOD0: detect 2.2V
    • *BOD1: selected detection level on 4.2V/3.7V/2.4V/2.0V
    • *Interrupt CPU or reset CPU
    • *Wake up CPU in Power-Down mode
  • * Operating voltage range: 2.0V – 5.5V
    • *Minimum 2.2V requirement in flash write operation (ISP/IAP/ICP)
  • * Operating frequency range: 36MHz(max)
    • *External crystal mode, 2 – 12MHz @ 2.0V – 5.5V and 2 – 25MHz @ 2.7V – 5.5V
    • *CPU up to 12MHz @ 2.0V – 5.5V, up to 25MHz @ 2.4V – 5.5V and up to 36MHz @ 2.7V – 5.5V
  • * Clock Sources
    • *Internal 11.0592MHz oscillator (IHRCO): factory calibrated to ±1%, typical
    • *External crystal mode
    • *Internal Low power 32KHz RC Oscillator (ILRCO)
    • *External clock input (ECKI) on P6.0/XTAL2, up to 36MHz
    • *Internal Oscillator output on P6.0/XTAL2
    • *On-chip Clock Multiplier (CKM) to provide high speed clock source
  • * Operating Temperature:
    • *Industrial (-40℃ to +125℃)*
  • * Package Types:
    • *LQFP48(7 mm*7 mm):MG82FG5A32AD48
    • *LQFP64(7 mm*7 mm):MG82FG5A32AD64

    Note*: Tested by sampling.

    page

    top

    我們的網站會透過瀏覽器 Cookies 提供您客製化操作體驗、社群媒體功能,並會透過其分析網站流量等統計數據,若繼續使用本網站,代表您同意我們使用瀏覽器 Cookies 為您提供服務。《了解更多