產品資訊

Features Document

Delta Sigma ADC
- ADC Resolution 24 Bits
- Data Output Rates up to 1280 SPS
  - Selectable 10SPS or 40SPS output data rate by PD_SCK clock number
  - Programmable output rates from 10SPS to 1280 SPS by ADC command mode
- Input Multiplexer with two Differential Inputs
  - One external differential input AIN0 and AIN1
  - One internal differential input for DVDD and AVDD supply voltage difference measurement
- Chopper-Stabilized Input Buffer
- Low-Noise PGA with programmable gain up to 128
  - Chip default gain of 128
  - Programmable gain of 1, 2, 4, 8, 16, 32, 64, 128 by ADC command mode
Power
- Built-in a power management controller with Power-Down and wakeup control
- Support Normal mode and Power-Down mode control by PD_SCK
Reset
- Built-in embedded POR (power-on reset) circuit
- Provide software register force reset
Clock
- Built-in embedded IHRCO (internal high frequency RC oscillator)
Communication
- Two-wire serial port for ADC data output
- Support simple ADC conversion mode by PD_SCK clock number
  - Three fixed conversion mode: 10-SPS/PGA=128, 40-SPS/PGA=128, 40-SPS/DVDD-AVDD
  - One user configure conversion mode
- Support ADC command mode for register setting
Reset Operating
- Analog Supply range: 2.5V to 5.5V
- Digital Supply range: 2.5V to 5.5V
- Operating temperature range -40℃ ~ 85℃ (**1)
Package Types
- SOP8 / DIP8
(**1): Tested by sampling.

Document