

# **MG82FG5B32**

# **MG82FG5B16**

# **MG82FG5B08**

# **Data Sheet**

**Version: 1.05**



## Features

- 1-T 80C51 Central Processing Unit
- **MG82FG5B32/MG82FG5B16/MG82FG5B08** with 32K/16K/8K-Bytes flash ROM
  - ISP memory zone could be optioned as **1KB/1.5KB~4KB**
  - Flexible IAP size configured by software
  - Code protection for flash memory access
  - Flash erase/program cycle: 20,000 times
  - Flash data retention: 100 years at 25°C
  - **Default MG82FG5B32 Flash space mapping**
    - ◆ AP Flash default mapping (29.5KB, 0000h~75FFh)
    - ◆ IAP Flash default mapping (1KB, 7600h~79FFh)
    - ◆ ISP Flash default mapping (1.5KB, 7A00h~7FFFh), ISP Boot code
  - **Default MG82FG5B16 Flash space mapping**
    - ◆ AP Flash default mapping (13.5KB, 0000h~35FFh)
    - ◆ IAP Flash default mapping (1KB, 3600h~39FFh)
    - ◆ ISP Flash default mapping (1.5KB, 3A00h~3FFFh), ISP Boot code
  - **Default MG82FG5B08 Flash space mapping**
    - ◆ AP Flash default mapping (5.5KB, 0000h~15FFh)
    - ◆ IAP Flash default mapping (1KB, 1600h~19FFh)
    - ◆ ISP Flash default mapping (1.5KB, 1A00h~1FFFh), ISP Boot code
- Data RAM
  - On-chip 256 bytes scratch-pad RAM
  - **MG82FG5B32** - 1792 bytes expanded RAM (XRAM)
  - **MG82FG5B16** - 768 bytes expanded RAM (XRAM)
  - **MG82FG5B08** - 256 bytes expanded RAM (XRAM)
- Dual data pointer
- Interrupt controller
  - 16 sources, four-level-priority interrupt capability
  - Four external interrupt inputs, nINT0, nINT1, nINT2 and nINT3, with glitch filter
  - All external interrupts support High/Low level or Rising/Falling edge trigger
- Three 16-bit timer/counters, Timer 0, Timer 1 and Timer 2
  - T0CKO on P34, T1CKO on P35 and T2CKO on P10
  - X12 mode enabled for T0/T1/T2
  - S1BRG cascaded with Timer 1 to a 16/24-bit timer/counter
- Programmable 16-bit counter/timer Array (PCA) with 8 CCP modules (Capture/Compare/PWM)
  - Programmable 16-bit PCA base counter
  - Up to 100MHz clock source from on-chip CKM
  - Capture mode, 16-bit software timer mode and High speed output mode
  - 8/10/12/16-bit PWM mode with phase shift function, **up to 8-channel PWM**
  - PWM module with dead-time control and central-aligned option
- Keypad Interrupt
- **10-Bit ADC**
  - Programmable throughput up to 200 ksps
  - Up to 8 channel single-ended inputs
- Enhanced UART (S0)
  - Framing Error Detection
  - Automatic Address Recognition
  - Speed improvement mechanism (X2/X4 mode) Max. UART baud rate up to 1.843MHz
  - SPI master supported in mode 4
- Secondary UART (S1)
  - Dedicated Baud Rate Generator shares to S0 or set as an 8-bit timer

## MG82FG5B32/16/08

---

- SPI master supported in mode 4
- One Master/Slave SPI serial interface (SPI)
  - Max. SPI clock frequency up to 12MHz.
  - Up to 3 SPI masters including S0 and S1 in mode 4
- Three two-wire-interface: TWI0, TWI1 and STWI(SID)
  - Two Master/Slave hardware engines: TWI0 and TWI1
  - 3 device address recognized in TWI0/TWI1 slave mode
  - Two wire interface Start/Stop detection (SID) to support software TWI slave (STWI)
- On-Chip-Debug interface (OCD)
- Programmable Watchdog Timer, clock sourced from ILRCO
  - One time enabled by CPU or power-on
  - To interrupt or Reset CPU on WDT overflow
  - Support WDT function in power down mode (watch mode)
- Real-Time-Clock module
  - 0.5S ~ 64S programmable interrupt period
  - 21-bit length system timer
- Beeper function
- Maximum 29 GPIOs in 32-pin package
  - P3 can be configured to quasi-bidirectional, push-pull output, open-drain output and input only
  - P1, P2, P4 and P6 can be configured to open-drain output or push-pull output
  - P6.0, P6.1 and P4.7 shared with XTAL2, XTAL1 and RST
- Multiple power modes: idle mode, power-down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode.
  - All interrupts can wake up IDLE mode
  - 11 sources to wake up Power-Down mode
  - Slow mode and sub-clock mode support low speed MCU operation
  - RTC mode supports RTC to resume CPU in power down
  - Watch mode supports WDT to resume CPU in power down
  - Monitor mode supports BOD1 to resume CPU in power down
- Two Brown-Out Detectors
  - BOD0: detect 1.7V
  - BOD1: selected detection level on 4.2V/3.7V/2.4V/2.0V
  - Interrupt CPU or reset CPU
  - Wake up CPU in Power-Down mode
- Operating voltage range: 1.8V – 5.5V
  - Minimum 1.7V requirement in Flash write operation (ISP/IAP/ICP)
- Operating frequency range: 25MHz(max)
  - External crystal mode, 0 – 12MHz @ 1.8V – 5.5V and 0 – 25MHz @ 2.7V – 5.5V
  - CPU up to 12MHz @ 1.8V – 5.5V and up to 25MHz @ 2.2V – 5.5V
- Clock Sources
  - Internal **12MHz/11.059MHz** oscillator (IHRCO): factory calibrated to  $\pm 1\%$ , typical
  - External crystal mode, support 32.768KHz oscillating and missing clock detection (MCD)
  - Internal Low power 32KHz RC Oscillator (ILRCO)
  - External clock input (ECKI) on P6.0/XTAL2
  - Internal Oscillator output on P6.0/XTAL2
  - On-chip Clock Multiplier (CKM) to provide high speed clock source
- Operating Temperature:
  - Industrial (-40°C to +85°C)\*
- 16-Bytes Unique ID code
- Package Types:
  - QFN32 (5mm x 5mm): MG82FG5B32AY32
  - LQFP32 (7mm x 7mm): MG82FG5B32AD32, MG82FG5B16AD32
  - SSOP28 (150 mil) : MG82FG5B16AL28

- SSOP20 (150 mil) : MG82FG5B16AL20
- SSOP16 (150 mil): MG82FG5B08AL16

\*: Tested by sampling.

## List of Contents

<b>1. General Description .....</b>	<b>15</b>
<b>2. Ordering Information .....</b>	<b>16</b>
<b>3. Block Diagram .....</b>	<b>17</b>
<b>4. Special Function Register .....</b>	<b>18</b>
4.1. SFR Map (Page 0~F) .....	18
4.2. SFR Bit Assignment (Page 0~F) .....	20
4.3. Auxiliary SFR Map (Page P) .....	23
4.4. Auxiliary SFR Bit Assignment (Page P).....	24
<b>5. Pin Configurations .....</b>	<b>25</b>
5.1. Package Instruction.....	25
5.2. Pin Description .....	28
5.3. Alternate Function Redirection.....	30
<b>6. 8051 CPU Function Description.....</b>	<b>33</b>
6.1. CPU Register .....	33
6.2. CPU Timing .....	34
6.3. CPU Addressing Mode.....	35
<b>7. Memory Organization.....</b>	<b>36</b>
7.1. On-Chip Program Flash .....	36
7.2. On-Chip Data RAM .....	37
7.3. On-chip expanded RAM (XRAM) .....	39
7.4. Declaration Identifiers in a C51-Compiler.....	39
<b>8. Dual Data Pointer Register (DPTR).....</b>	<b>40</b>
<b>9. System Clock.....</b>	<b>41</b>
9.1. Clock Structure.....	42
9.2. Clock Source Switching.....	42
9.3. On-chip CKM (PLL) .....	42
9.4. Missing Clock Detection .....	43
9.5. Fast wake-up for XTAL mode .....	43
9.6. Wake-up with clock from CKM .....	43
9.7. Clock Register.....	44
9.8. System Clock Sample Code.....	47
<b>10. Watch Dog Timer (WDT) .....</b>	<b>48</b>
10.1. WDT Structure.....	48
10.2. WDT During Idle.....	48
10.3. Auto Weak Up .....	48
10.4. WDT Register.....	49
10.4.1. WDT Hardware Option.....	50
10.5. WDT Sample Code .....	51
<b>11. Real-Time-Clock(RTC)/System-Timer .....</b>	<b>53</b>
11.1. RTC Structure .....	53
11.2. RTC Register.....	53
11.3. RTC Sample Code .....	55
<b>12. System Reset.....</b>	<b>57</b>
12.1. Reset Source .....	57
12.2. Power-On Reset.....	58
12.3. External Reset.....	58

12.4. Software Reset.....	58
12.5. Brown-Out Reset.....	59
12.6. WDT Reset.....	59
12.7. MCD Reset.....	60
12.8. Illegal Address Reset.....	60
12.9. Reset Sample Code .....	61
<b>13. Power Management.....</b>	<b>62</b>
13.1. Brown-Out Detector.....	62
13.2. Power Saving Mode .....	63
13.2.1. Slow Mode .....	63
13.2.2. Sub-Clock Mode .....	63
13.2.3. RTC Mode.....	63
13.2.4. Watch Mode.....	63
13.2.5. Monitor Mode .....	63
13.2.6. Idle Mode .....	63
13.2.7. Power-down Mode .....	63
13.2.8. Interrupt Recovery from Power-down.....	65
13.2.9. Reset Recovery from Power-down .....	65
13.2.10. KBI wakeup Recovery from Power-down.....	65
13.2.11. Fast wake-up for XTAL mode .....	66
13.2.12. Wake-up with clock from CKM .....	66
13.3. Power Control Register .....	67
13.4. Power Control Sample Code.....	69
<b>14. Configurable I/O Ports .....</b>	<b>72</b>
14.1. IO Structure.....	72
14.1.1. Port 3 Quasi-Bidirectional IO Structure .....	72
14.1.2. Port 3 Push-Pull Output Structure.....	73
14.1.3. Port 3 Input-Only (High Impedance Input) Structure .....	73
14.1.4. Port 3 Open-Drain Output Structure.....	74
14.1.5. General Open-Drain Output Structure.....	74
14.1.6. General Push-Pull Output Structure.....	75
14.1.7. General Port Input Configured .....	75
14.2. I/O Port Register .....	76
14.2.1. Port 1 Register .....	76
14.2.2. Port 2 Register .....	77
14.2.3. Port 3 Register .....	77
14.2.4. Port 4 Register .....	78
14.2.5. Port 6 Register .....	78
14.2.6. Pull-Up Control Register .....	79
14.3. GPIO Port Sample Code .....	80
<b>15. Interrupt.....</b>	<b>81</b>
15.1. Interrupt Structure .....	81
15.2. Interrupt Source .....	83
15.3. Interrupt Enable.....	85
15.4. Interrupt Priority.....	85
15.5. Interrupt Process.....	86

15.6. nINTi Input Source Selection and Input Filter (i=0~3).....	87
15.7. Interrupt Register.....	88
15.8. Interrupt Sample Code.....	95
<b>16. Timers/Counters.....</b>	<b>96</b>
16.1. Timer 0 and Timer 1.....	96
16.1.1. Timer 0/1 Mode 0.....	96
16.1.2. Timer 0/1 Mode 1.....	97
16.1.3. Timer 0/1 Mode 2.....	98
16.1.4. Timer 0/1 Mode 3.....	99
16.1.5. Timer 0/1 Programmable Clock-Out.....	100
16.1.6. Timer 0/1 Register.....	102
16.2. Timer 2.....	104
16.2.1. Capture Mode (CP).....	104
16.2.2. Auto-Reload Mode (AR).....	104
16.2.3. Baud-Rate Generator Mode (BRG).....	105
16.2.4. Timer 2 Programmable Clock Output.....	107
16.2.5. Timer 2 Register.....	108
16.3. Timer Sample Code.....	111
<b>17. Serial Port 0 (UART0).....</b>	<b>114</b>
17.1. Serial Port 0 Mode 0.....	115
17.2. Serial Port 0 Mode 1.....	117
17.3. Serial Port 0 Mode 2 and Mode 3.....	118
17.4. Frame Error Detection.....	118
17.5. Multiprocessor Communications.....	119
17.6. Automatic Address Recognition.....	119
17.7. Baud Rate Setting.....	121
17.7.1. Baud Rate in Mode 0.....	121
17.7.2. Baud Rate in Mode 2.....	121
17.7.3. Baud Rate in Mode 1 & 3.....	121
17.8. Serial Port 0 Mode 4 (SPI Master).....	128
17.9. Serial Port 0 Register.....	130
<b>18. Serial Port 1 (UART1).....</b>	<b>133</b>
18.1. Serial Port 1 Baud Rate Generator (S1BRG).....	133
18.2. Serial Port 1 Baud Rate Setting.....	134
18.2.1. Baud Rate in Mode 0.....	134
18.2.2. Baud Rate in Mode 2.....	134
18.2.3. Baud Rate in Mode 1 & 3.....	134
18.3. Serial Port 1 Mode 4 (SPI Master).....	136
18.4. Pure Timer Mode of S1BRG.....	138
18.5. S1BRT Programmable Clock Output.....	139
18.6. S1 Baud Rate Generator (S1BRG) for S0.....	140
18.7. Serial Port 1 Register.....	141
18.8. Serial Port Sample Code.....	144
<b>19. Programmable Counter Array (PCA).....</b>	<b>145</b>
19.1. PCA Overview.....	145
19.2. PCA Timer/Counter.....	146
19.3. Compare/Capture Modules.....	148

19.4. Operation Modes of the PCA .....	151
19.4.1. Capture Mode .....	151
19.4.2. 16-bit Software Timer Mode.....	152
19.4.3. High Speed Output Mode.....	152
19.4.4. PWM Mode .....	153
19.4.5. Enhance PWM Mode .....	154
19.5. PCA Sample Code .....	161
<b>20. Serial Peripheral Interface (SPI).....</b>	<b>162</b>
20.1. Typical SPI Configurations .....	163
20.1.1. Single Master & Single Slave.....	163
20.1.2. Dual Device, where either can be a Master or a Slave .....	163
20.1.3. Single Master & Multiple Slaves.....	163
20.2. Configuring the SPI .....	164
20.2.1. Additional Considerations for a Slave .....	164
20.2.2. Additional Considerations for a Master .....	164
20.2.3. Mode Change on nSS-pin.....	165
20.2.4. Transmit Holding Register Full Flag.....	165
20.2.5. Write Collision .....	165
20.2.6. SPI Clock Rate Select.....	165
20.3. Data Mode.....	166
20.4. SPI Register .....	168
20.5. SPI Sample Code.....	170
<b>21. Two Wire Serial Interface (TWI0 and TWI1).....</b>	<b>171</b>
21.1. Operating Modes.....	172
21.1.1. Master Transmitter Mode .....	172
21.1.2. Master Receiver Mode .....	172
21.1.3. Slave Transmitter Mode .....	173
21.1.4. Slave Receiver Mode .....	173
21.2. Miscellaneous States .....	174
21.3. Using the TWI0.....	174
21.4. TWI0 Register .....	180
21.5. TWI1 Register .....	183
21.6. TWI0 Sample Code .....	186
<b>22. Serial Interface Detection (SID/STWI).....</b>	<b>188</b>
22.1. SID Structure.....	188
22.2. SID Register .....	188
22.3. SID Sample Code.....	189
<b>23. Beeper .....</b>	<b>210</b>
23.1. Beeper Register .....	210
23.2. Beeper Sample Code.....	210
<b>24. Keypad Interrupt (KBI) .....</b>	<b>211</b>
24.1. Keypad Register.....	211
24.2. Keypad Interrupt Sample Code .....	213
<b>25. 10-Bit ADC.....</b>	<b>214</b>
25.1. ADC Structure .....	214
25.2. ADC Operation.....	215

# MG82FG5B32/16/08

---

25.2.1. ADC Input Channels .....	215
25.2.2. Starting a Conversion.....	215
25.2.3. ADC Conversion Time .....	215
25.2.4. I/O Pins Used with ADC Function .....	216
25.2.5. Idle and Power-Down Mode.....	216
25.3. ADC Register .....	216
<b>26. ISP and IAP .....</b>	<b>220</b>
26.1. MG82FG5B32/5B16/5B08 Flash Memory Configuration.....	220
26.2. MG82FG5BXX Flash Access in ISP/IAP .....	221
26.2.1. ISP/IAP Flash Page Erase Mode .....	222
26.2.2. ISP/IAP Flash Program Mode .....	224
26.2.3. ISP/IAP Flash Read Mode .....	226
26.3. ISP Operation.....	228
26.3.1. Hardware approached ISP .....	228
26.3.2. Software approached ISP .....	228
26.3.3. Notes for ISP .....	229
26.4. IAP Operation.....	230
26.4.1. IAP-memory Boundary/Range .....	230
26.4.2. Update data in IAP-memory.....	230
26.4.3. Notes for IAP .....	231
26.5. ISP/IAP Register .....	232
26.6. Sample code for ISP .....	235
<b>27. Page P SFR Access .....</b>	<b>236</b>
27.1. Page P SFR Access Sample Code .....	240
<b>28. Auxiliary SFRs .....</b>	<b>242</b>
<b>29. Hardware Option .....</b>	<b>246</b>
<b>30. Application Notes .....</b>	<b>248</b>
30.1. Power Supply Circuit.....	248
30.2. Reset Circuit.....	248
30.3. XTAL Oscillating Circuit .....	249
30.4. ICP and OCD Interface Circuit .....	250
30.5. In-Chip-Programming Function .....	251
30.6. On-Chip-Debug Function .....	252
30.7. Unique ID Read.....	253
<b>31. Electrical Characteristics .....</b>	<b>254</b>
31.1. Absolute Maximum Rating .....	254
31.2. DC Characteristics .....	255
31.3. External Clock Characteristics .....	257
31.4. IHRCO Characteristics .....	257
31.5. ILRCO Characteristics.....	257
31.6. CKM Characteristics.....	258
31.7. Flash Characteristics.....	258
31.8. ADC Characteristics .....	258
31.9. Serial Port Timing Characteristics .....	259
31.10. SPI Timing Characteristics .....	260
<b>32. Instruction Set .....</b>	<b>262</b>
<b>33. Package Dimension .....</b>	<b>265</b>

33.1. LQFP-32 (7mm X 7mm) Package dimension.....	265
33.2. QFN-32 Package dimension .....	266
33.3. SSOP-28 (150 mil) Package dimension.....	267
33.4. SSOP-20 (150 mil) Package dimension.....	268
33.5. SSOP-16 (150 mil) Package dimension.....	269
<b>34. Revision History .....</b>	<b>270</b>

## List of Figures

Figure 2–1. Ordering Information .....	16
Figure 3–1. Block Diagram.....	17
Figure 5–1. MG82FG5BXXAD32 Top View.....	25
Figure 5–2. MG82FG5BXXAY32 Top View.....	26
Figure 5–3. MG82FG5BxxAL28 Top View.....	26
Figure 5–4. MG82FG5BxxAL20 Top View.....	26
Figure 5–5. MG82FG5BxxAL16 Top View.....	27
Figure 7–1. Program Memory .....	36
Figure 7–2. MG82FG5BXX Data Memory .....	37
Figure 7–3. Lower 128 Bytes of Internal RAM.....	38
Figure 7–4. SFR Space.....	38
Figure 8–1. Dual DPTR.....	40
Figure 9–1. System Clock.....	42
Figure 10–1. Watch Dog Timer.....	48
Figure 11–1. Real-Time-Clock Counter .....	53
Figure 12–1. System Reset Source .....	57
Figure 13–1. Brown-Out Detector 0/1 .....	62
Figure 13–2. Wakeup structure of Power Down mode .....	64
Figure 14–1. Port 3 Quasi-Bidirectional I/O .....	73
Figure 14–2. Port 3 Push-Pull Output.....	73
Figure 14–3. Port 3 Input-Only.....	73
Figure 14–4. Port 3 Open-Drain Output.....	74
Figure 14–5. General Open-Drain Output.....	74
Figure 14–6. General Push-Pull Output.....	75
Figure 15–1. Interrupt System.....	82
Figure 15–2. System flag interrupt configuration .....	84
Figure 15–3. Configuration of nINTi port pin selection and Input Filter .....	87
Figure 16–1. Timer 0 Mode 0 Structure .....	96
Figure 16–2. Timer 1 Mode 0 Structure .....	96
Figure 16–3. Timer 0 Mode 1 Structure .....	97
Figure 16–4. Timer 1 Mode 1 Structure .....	97
Figure 16–5. Timer 0 Mode 2 Structure .....	98
Figure 16–6. Timer 1 Mode 2 Structure .....	98
Figure 16–7. Timer 0 Mode 3 Structure .....	99
Figure 16–8. Timer 0 clock out equation.....	100
Figure 16–9. Timer 0 clock out equation.....	100
Figure 16–10. Timer 0 in Clock Output Mode.....	100
Figure 16–11. Timer 1 in Clock Output Mode.....	101
Figure 16–12. Timer 2 in Capture Mode .....	104
Figure 16–13. Timer 2 in Auto-Reload Mode (DCEN=0).....	104
Figure 16–14. Timer 2 in Auto-Reload Mode (DCEN=1).....	105
Figure 16–15. Timer 2 in Baud-Rate Generator Mode .....	106
Figure 16–16. Timer 2 clock out equation.....	107
Figure 16–17. Timer 2 in Clock-Out Mode.....	107
Figure 17–1. Mode 1 Data Frame.....	114
Figure 17–2. Mode 2, 3 Data Frame.....	114
Figure 17–3. Serial Port 0 Mode 0 .....	115
Figure 17–4. Mode 0 Transmission Waveform .....	116
Figure 17–5. Mode 0 Reception Waveform .....	116
Figure 17–6. Serial Port Mode 1, 2, 3.....	117
Figure 17–7. UART0 Frame Error Detection .....	118
Figure 17–8. UART0 Multiprocessor Communications.....	119
Figure 17–9. Auto-Address Recognition .....	120
Figure 17–10. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0) .....	128
Figure 17–11. Serial Port 0 Mode 4, Single Master and Multiple Slaves configuration (n = 0) .....	128
Figure 17–12. SFR BOREV read/write configuration.....	129
Figure 17–13. Serial Port 0 Mode 4 transmission waveform (n = 0) .....	129
Figure 18–1. S1BRG configuration (S1TME=0) .....	133
Figure 18–2. Serial Port Mode 4, Single Master and Single Slave configuration (n = 1) .....	136
Figure 18–3. Serial Port Mode 4, Single Master and Multiple Slaves configuration (n = 1) .....	136

Figure 18–4. SFR BOREV read/write configuration.....	137
Figure 18–5. Serial Port Mode 4 transmission waveform (n = 1) .....	137
Figure 18–6. Timer Mode Configuration for S1BRG (S1TME=1) .....	138
Figure 18–7. S1BRG in Clock Output Mode .....	139
Figure 18–8. Additional Baud Rate Source for the UART0 .....	140
Figure 19–1. PCA Block Diagram .....	145
Figure 19–2. PCA Timer/Counter.....	146
Figure 19–3. PCA Interrupt System .....	148
Figure 19–4. PCA Capture Mode.....	151
Figure 19–5. PCA Software Timer Mode .....	152
Figure 19–6. PCA High Speed Output Mode.....	152
Figure 19–7. PCA PWM Mode.....	153
Figure 19–8. PCA Enhance PWM for 10/12/16-bit PWM Mode .....	154
Figure 19–9. PCA Enhance PWM for Buffer Mode (PWM6/7 have no dead-time control function).....	154
Figure 19–10. Waveform of Edge Aligned PWM and Central Aligned PWM .....	157
Figure 19–11. Latch Mode Waveform of PWM Break Control.....	158
Figure 19–12. Cycle-by-Cycle Mode Waveform of PWM Break Control .....	158
Figure 19–13. PWM Break source .....	159
Figure 19–14. Waveform of PWM Dead-Time control .....	160
Figure 20–1. SPI Block Diagram.....	162
Figure 20–2. SPI single master & single slave configuration.....	163
Figure 20–3. SPI dual device configuration, where either can be a master or a slave.....	163
Figure 20–4. SPI single master multiple slaves configuration .....	163
Figure 20–5. SPI Slave Transfer Format with CPHA=0.....	166
Figure 20–6. Slave Transfer Format with CPHA=1 .....	166
Figure 20–7. SPI Master Transfer Format with CPHA=0.....	167
Figure 20–8. SPI Master Transfer Format with CPHA=1.....	167
Figure 21–1. TWI0 Bus Interconnection .....	171
Figure 21–2. TWI0 Block Diagram .....	171
Figure 22–1. Serial Interface Detection structure .....	188
Figure 23–1. Beeper Generator .....	210
Figure 25–1. ADC Block Diagram .....	214
Figure 26–1. MG82FG5B32/5B16/5B08 Flash Memory Configuration .....	220
Figure 26–2. ISP/IAP Page Erase Flow.....	222
Figure 26–3. Demo Code for ISP/IAP Page Erase .....	223
Figure 26–4. ISP/IAP byte Program Flow .....	224
Figure 26–5. Demo Code for ISP/IAP byte Program .....	225
Figure 26–6. ISP/IAP byte Read Flow .....	226
Figure 26–7. Demo Code for ISP/IAP byte Read .....	227
Figure 26–8. Sample Code for ISP .....	235
Figure 30–1. Power Supplied Circuit .....	248
Figure 30–2. Reset Circuit .....	248
Figure 30–3. XTAL Oscillating Circuit.....	249
Figure 30–4. ICP and OCD Interface Circuit.....	250
Figure 30–5. Stand-alone programming via ICP.....	251
Figure 30–6. System Diagram for the ICE Function .....	252
Figure 31–1. External Clock Drive Waveform .....	257
Figure 31–2. Shift Register Mode Timing Waveform .....	259
Figure 31–3. SPI Master Transfer Waveform with CPHA=0.....	260
Figure 31–4. SPI Master Transfer Waveform with CPHA=1.....	260
Figure 31–5. SPI Slave Transfer Waveform with CPHA=0.....	261
Figure 31–6. SPI Slave Transfer Waveform with CPHA=1.....	261
Figure 33–1. LQFP-32 (7mm X 7mm ) .....	265
Figure 33–2. QFN32 (5mm X 5mm) .....	266
Figure 33–3. SSOP28 (150 mil) Package dimension .....	267
Figure 33–4. SSOP20 (150 mil) Package dimension .....	268
Figure 33–5. SSOP16 (150 mil) Package dimension .....	269

**List of Tables**

Table 4–1. SFR Map (Page 0–F) .....	18
Table 4–2. SFR Bit Assignment (Page 0–F) .....	20
Table 4–3. Auxiliary SFR Map (Page P) .....	23
Table 4–4. Auxiliary SFR Bit Assignment (Page P) .....	24
Table 5–1. Pin Description .....	28
Table 14–1. Number of I/O Pins Available .....	72
Table 14–2. Port 3 Configuration Settings .....	76
Table 14–3. General Port Configuration Settings .....	76
Table 15–1. Interrupt Sources .....	81
Table 15–2. Interrupt Source Flag .....	83
Table 15–3. Interrupt Enable .....	85
Table 15–4. Interrupt Priority .....	85
Table 16–1. T2 Mode .....	110
Table 17–1. SMOD2 application criteria in Mode 2 .....	121
Table 17–2. SMOD2 application criteria in Mode 1 & 3 using Timer 1 .....	122
Table 17–3. Timer 1 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =11.0592MHz .....	122
Table 17–4. Timer 1 Generated High Baud Rates @ F <sub>SYSClk</sub> =11.0592MHz .....	122
Table 17–5. Timer 1 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =22.1184MHz .....	123
Table 17–6. Timer 1 Generated High Baud Rates @ F <sub>SYSClk</sub> =22.1184MHz .....	123
Table 17–7. Timer 1 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =12.0MHz .....	123
Table 17–8. Timer 1 Generated High Baud Rates @ F <sub>SYSClk</sub> =12.0MHz .....	124
Table 17–9. Timer 1 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =24.0MHz .....	124
Table 17–10. Timer 1 Generated High Baud Rates @ F <sub>SYSClk</sub> =24.0MHz .....	124
Table 17–11. SMOD2 application criteria in Mode 1 & 3 using Timer 2 .....	125
Table 17–12. Timer 2 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =11.0592MHz .....	125
Table 17–13. Timer 2 Generated High Baud Rates @ F <sub>SYSClk</sub> =11.0592MHz .....	125
Table 17–14. Timer 2 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =22.1184MHz .....	126
Table 17–15. Timer 2 Generated High Baud Rates @ F <sub>SYSClk</sub> =22.1184MHz .....	126
Table 17–16. Timer 2 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =12.0MHz .....	126
Table 17–17. Timer 2 Generated High Baud Rates @ F <sub>SYSClk</sub> =12.0MHz .....	127
Table 17–18. Timer 2 Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =24.0MHz .....	127
Table 17–19. Timer 2 Generated High Baud Rates @ F <sub>SYSClk</sub> =24.0MHz .....	127
Table 17–20. Serial Port 0 Mode Selection .....	128
Table 17–21. SPI mode mapping with Serial Port 0 Mode 4 configuration .....	129
Table 18–1. S1BRG Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =11.0592MHz .....	134
Table 18–2. S1BRG Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =22.1184MHz .....	135
Table 18–3. S1BRG Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =12.0MHz .....	135
Table 18–4. S1BRG Generated Commonly Used Baud Rates @ F <sub>SYSClk</sub> =24.0MHz .....	135
Table 18–5. Serial Port 1 Mode Selection .....	136
Table 18–6. SPI mode mapping with Serial Port Mode 4 configuration .....	137
Table 19–1. PCA Module Modes .....	151
Table 20–1. SPI Master and Slave Selection .....	164
Table 20–2. SPI Serial Clock Rates .....	165
Table 21–1. TWI0 Serial Clock Rates .....	182
Table 21–2. TWI1 Serial Clock Rates .....	185
Table 30–1. Reference Capacitance of C1 & C2 for crystal oscillating circuit .....	249
Table 32–1. Instruction Set .....	262
Table 34–1. Revision History .....	270

## 1. General Description

The **MG82FG5BXX** is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that executes instructions in 1~6 clock cycles (about 5~6 times fast than the standard 8051 device), and has an 8051 compatible instruction set. Therefore the **MG82FG5BXX** can get the same performance by operating at a much lower speed to greatly reduce the power consumption.

The **MG82FG5BXX** has **32K/16K/8K** bytes of embedded Flash memory for code and data. The Flash memory can be programmed either in serial writer mode (via ICP, In-Circuit Programming) or in In-System Programming mode. And, it also provides the In-Application Programming (IAP) capability. ICP and ISP that allows downloading new code without removing the microcontroller from the actual end product; IAP means that the device can write non-volatile data into the Flash memory while the application program is running. No need to provide external high voltage when the data writing into the Flash due to its built-in charge-pumping circuitry will provide it.


The **MG82FG5BXX** retains all features of the standard 80C52 with 256 bytes of scratch-pad RAM, three 8-bit I/O ports, two external interrupts, a multi-source 4-level interrupt controller, a serial port (UART0) and three timer/counters. In addition, the **MG82FG5BXX** has three extra I/O port pins (P4.5, P4.4, P4.1, P4.0, P6.1 and P6.0), **MG82FG5BXX** one XRAM of **1792/768/256** bytes, two extra external interrupts with High/low trigger option, 10-bit ADC, a 8-channel PCA with dead-time controlled PWM, one SPI, two TWIs (TWI0 and TWI1), secondary serial port (UART1), keypad interrupt, Watchdog Timer, Real-Time-Clock module, two Brown-out Detectors, an on-chip crystal oscillator(shared with P6.0 and P6.1), an internal high precision oscillator (IHRCO), an on-chip clock multiplier (CKM) to generate high speed clock source, an internal low speed RC oscillator (ILRCO) and an enhanced serial function in UART0 that facilitates multiprocessor communication and a speed improvement mechanism (X2/X4 mode).

The **MG82FG5BXX** has multiple operating modes to reduce the power consumption: idle mode, power down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode. In the Idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the Power-Down mode the RAM and SFRs' value are saved and all other functions are inoperative; most importantly, in the Power-down mode the device can be waked up by many interrupt or reset sources. In slow mode, the user can further reduce the power consumption by using the 8-bit system clock pre-scaler to slow down the operating speed. Or selecting sub-clock mode which clock source is derived from internal low speed oscillator (ILRCO) for CPU to perform an ultra-low speed operation. The RTC module supports Real-Time-Clock function in all modes. In watch mode, it keeps WDT running in power-down or idle mode and resumes CPU when WDT overflows. Monitor mode provides the Brown-Out detection in power down mode and resumes CPU when chip VDD reaches the specific detection level.

Additionally, the **MG82FG5BXX** is equipped with the Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting. The user has no need to prepare any development board during firmware developing or the socket adapter used in the traditional ICE probe head. All the thing the user needs to do is to prepare a connector for the dedicated OCD interface. This powerful feature makes the developing very easy for any user.


## 2. Ordering Information

Figure 2–1. Ordering Information



### 3. Block Diagram

Figure 3-1. Block Diagram



**4. Special Function Register**

**4.1. SFR Map (Page 0~F)**

Table 4-1. SFR Map (Page 0~F)

	Page Index	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8	0*	P6	CH	CCAP0H*	CCAP1H*	CCAP2H*	CCAP3H*	CCAP4H*	CCAP5H*
	1*			CCAP6H*	CCAP7H*	--	--	--	--
F0	0*	B	PAOE	PCAPWM0*	PCAPWM1*	PCAPWM2*	PCAPWM3*	PCAPWM4*	PCAPWM5*
	1*			PCAPWM6*	PCAPWM7*	--	--	--	--
E8	0*	P4	CL	CCAP0L*	CCAP1L*	CCAP2L*	CCAP3L*	CCAP4L*	CCAP5L*
	1*			CCAP6L*	CCAP7L*	--	--	--	--
E0	0 1	ACC	WDTCR	IFD	IFADRH	IFADRL	IFMT	SCMD	ISPCR
D8	0*	CCON	CMOD	CCAPM0*	CCAPM1*	CCAPM2*	CCAPM3*	CCAPM4*	CCAPM5*
	1*			CCAPM6*	CCAPM7*	--	--	--	--
D0	0*	PSW	SIADR*	SIDAT*	SISTA*	SICON*	KBPATN	KBCON	KBMASK
	1*		SI1ADR*	SI1DAT*	SI1STA*	SI1CON*			
C8	0 1	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2	CLRL	CHRL
C0	0 1	XICON	XICFG	--	ADCFG0	ADCON0	ADCDL	ADCDH	CKCON0
B8	0 1	IP0L	SADEN	--	ADCFG1	PWMCR	PDTCR	RTCCR	CKCON1
B0	0*	P3	P3M0	P3M1	P4M0	PUCON0*	--	RTCTM	IP0H
	1*					PUCON1*	P6M0*		
A8	0 1	IE	SADDR	--	--	SFRPI*	EIE1	EIP1L	EIP1H
A0	0 1	P2	AUXR0	AUXR1	AUXR2	AUXR3	--	--	--
98	0*	S0CON*	S0BUF*	--	--	S0CFG*	--	--	--
	1*	S1CON*	S1BUF*	S1BRT*	S1BRC*	S1CFG*	--		
	2*								
90	0 1	P1	P1M0	P1AIO	--	--	P2M0	BOREV	PCON1
88	0 1	TCON	TMOD	TL0	TL1	TH0	TH1	SFIE	--
80	0 1	--	SP	DPL	DPH	SPSTAT	SPCON	SPDAT	PCON0
		<b>0/8</b>	<b>1/9</b>	<b>2/A</b>	<b>3/B</b>	<b>4/C</b>	<b>5/D</b>	<b>6/E</b>	<b>7/F</b>

\*: User needs to set SFRPI as SFRPI=0x00 ~ 0x0F for SFR page access.

(MCU will not keep SFRPI value in interrupt. User need to keep SFRPI value in software flow.)

**SFRPI: SFR Page Index Register**

SFR Page = 0~F

SFR Address = 0xAC

RESET = xxxx-0000

7	6	5	4	3	2	1	0
0	0	0	0	PIDX3	PIDX2	PIDX1	PIDX0
W	W	W	W	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write “0” on these bits when SFRPI is written.

Bit 3~0: SFR Page Index. The available pages are from page “0” to “F”.

PIDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
.....	.....
.....	.....
.....	.....
1111	Page F

# MG82FG5B32/16/08

## 4.2. SFR Bit Assignment (Page 0~F)

Table 4–2. SFR Bit Assignment (Page 0~F)

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS AND SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
SP	Stack Pointer	81H	.7	.6	.5	.4	.3	.2	.1	.0	00001111
DPL	Data Pointer Low	82H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
DPH	Data Pointer High	83H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SPSTAT	SPI Status Register	84H	SPIF	WCOL	THRF	SPIBSY	MODF	--	--	SPR2	00000xx0
SPCON	SPI Control Register	85H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	00000100
SPDAT	SPI Data Register	86H	SPDAT.7	SPDAT.6	SPDAT.5	SPDAT.4	SPDAT.3	SPDAT.2	SPDAT.1	SPDAT.0	00000000
PCON0	Power Control 0	87H	SMOD1	SMOD0	--	POF0	GF1	GF0	PD	IDL	00010000(POR) 000x0000(Reset)
<i>TCON</i>	<i>Timer Control</i>	<i>88H</i>	<i>TF1</i>	<i>TR1</i>	<i>TF0</i>	<i>TR0</i>	<i>IE1</i>	<i>IT1</i>	<i>IE0</i>	<i>IT0</i>	<i>00000000</i>
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00000000
TL0	Timer Low 0	8AH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL1	Timer Low 1	8BH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH0	Timer High 0	8CH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH1	Timer High 1	8DH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SFIE	System Flag INT En.	8EH	SIDFIE	MCDRE	MCDFIE	RTCFIE	--	BOF1IE	BOF0IE	WDTFIE	0110x000
<i>P1</i>	<i>Port 1</i>	<i>90H</i>	<i>P1.7</i>	<i>P1.6</i>	<i>P1.5</i>	<i>P1.4</i>	<i>P1.3</i>	<i>P1.2</i>	<i>P1.1</i>	<i>P1.0</i>	<i>11111111</i>
P1M0	P1 Mode Register 0	91H	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0	00000000
P1AIO	P1 Analog Input Only	92H	P1AIO	P1AIO	P1AIO	P1AIO	P1AIO	P1AIO	P1AIO	P1AIO	00000000
P2M0	P2 Mode Register 0	95H	P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0	00000000
BOREV	Bit Order Reversed	96H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PCON1	Power Control 1	97H	SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	WDTF	0000x000
<i>S0CON</i>	<i>Serial 0 Control</i>	<i>98H</i>	<i>SM00/FE</i>	<i>SM10</i>	<i>SM20</i>	<i>REN0</i>	<i>TB80</i>	<i>RB80</i>	<i>T10</i>	<i>R10</i>	<i>00000000</i>
<i>S1CON</i>	<i>Serial 1 Control</i>	<i>98H</i>	<i>SM01</i>	<i>SM11</i>	<i>SM21</i>	<i>REN1</i>	<i>TB81</i>	<i>RB81</i>	<i>T11</i>	<i>R11</i>	<i>00000000</i>
S0BUF	Serial 0 Buffer	99H	.7	.6	.5	.4	.3	.2	.1	.0	xxxxxxxx
S1BUF	Serial 1 Buffer	99H	.7	.6	.5	.4	.3	.2	.1	.0	xxxxxxxx
S1BRT	S1 Baud-Rate Timer	9AH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
S1BRC	S1 Baud-Rate Counter	9BH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
S0CFG	S0 Configuration	9CH	URTS	SMOD2	URM0X3	SM30	S0DOR	BTI	UTIE	--	0000100x
S1CFG	S1 Configuration	9CH	SM31	S1EVPS	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME	00100000
<i>P2</i>	<i>Port 2</i>	<i>A0H</i>	<i>P2.7</i>	<i>P2.6</i>	<i>P2.5</i>	<i>P2.4</i>	<i>P2.3</i>	<i>P2.2</i>	<i>P2.1</i>	<i>P2.0</i>	<i>11111111</i>
AUXR0	Auxiliary Register 0	A1H	P60OC1	P60OC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H	00000000
AUXR1	Auxiliary Register 1	A2H	P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI0	P3CEX	DPS	00000000
AUXR2	Auxiliary Register 2	A3H	INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE	00000000
AUXR3	Auxiliary Register 3	A4H	STAF	STOF	BPOC1	BPOC0	--	P1S0MI	P3ECI	P3TWI1	00000000
IE	Interrupt Enable	A8H	EA	--	ET2	ES0	ET1	EX1	ET0	EX0	0x000000
SADDR	Slave Address	A9H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SFRPI	SFR Page Index	ACH	0	0	0	0	IDX3	IDX2	IDX1	IDX0	xxx00000
EIE1	Extended INT Enable 1	ADH	ETWI1	ETWI0	EKB	ES1	ESF	EPCA	EADC	ESPI	00000000
EIP1L	Ext. INT Priority 1 Low	AEH	PTWI1L	PTWI0L	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL	00000000
EIP1H	Ext. INT Priority 1 High	AFH	PTWI1H	PTWI0H	PKBH	PS1H	PSFH	PPCAH	PADCH	PSPIH	00000000
<i>P3</i>	<i>Port 3</i>	<i>B0H</i>	--	--	<i>P3.5</i>	<i>P3.4</i>	<i>P3.3</i>	<i>P3.2</i>	<i>P3.1</i>	<i>P3.0</i>	<i>xx111111</i>
P3M0	P3 Mode Register 0	B1H	--	--	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0	xx000000
P3M1	P3 Mode Register 1	B2H	--	--	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0	xx000000
P4M0	P4 Mode Register 0	B3H	P4M0.7	--	P4M0.5	P4M0.4	--	--	P4M0.1	P4M0.0	0x00xx00
PUCON0	Port Pull-Up Control 0	B4H	P4PU1	P4PU0	P2PU1	P2PU0	P1PU1	P1PU0	--	--	000000xx
PUCON1	Port Pull-Up Control 1	B4H	--	--	--	--	--	P6PU0	--	--	xxxxx0xx
P6M0	P6 Mode Register 0	B5H	--	--	--	--	--	--	P6M0.1	P6M0.0	xxxxx000
RTCTM	Real-Time-Clock Timer	B6	RTCCS.1	RTCCS.0	RTCCT.5	RTCCT.4	RTCCT.3	RTCCT.2	RTCCT.1	RTCCT.0	01111111
IP0H	Interrupt Priority 0 High	B7H	PX3H	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	00000000
<i>IP0L</i>	<i>Interrupt Priority Low</i>	<i>B8H</i>	<i>PX3L</i>	<i>PX2L</i>	<i>PT2L</i>	<i>PSL</i>	<i>PT1L</i>	<i>PX1L</i>	<i>PT0L</i>	<i>PX0L</i>	<i>00000000</i>
SADEN	Slave Address Mask	B9H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
ADCFG1	ADC Configuration 1	BBH	--	VRS2	VRS1	SIGN	AOS.3	AOS.2	AOS.1	AOS.0	x0000000
PWMCR	PWM Control	BCH	PCAE	EXDT	--	PFCF	PFCM	PFCS2	PFCS1	PFCS0	00x00000
PDTCR	PWM Dead-Time Control	BDH	DTPS1	DTPS0	DT.5	DT.4	DT.3	DT.2	DT.1	DT.0	00000000
RTCCR	RTC Control Register	BEH	RTCE	RTCO	RTCRL5	RTCRL4	RTCRL3	RTCRL2	RTCRL1	RTCRL0	00111111
CKCON1	Clock Control 1	BFH	XTOR	--	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0	0x001011
XICON	External INT Control	C0H	INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2	00000000
XICFG	Ext. INT. Configured	C1H	INT1IS1	INT1IS0	INT0IS1	INT0IS0	X3FLT	X2FLT	X1FLT	X0FLT	00000000
ADCFG0	ADC Configuration 0	C3H	ADCKS2	ADCKS1	ADCKS0	ADRJ	ADPS	VRS0	ADTM1	ADTM0	00000000

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS AND SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
ADCON0	ADC Control 0	C4H	ADCCEN	--	CH3	ADCI	ADCS	CHS2	CHS1	CHS0	0x000000
ADCDL	ADC Data Low	C5H	ADCV.1	ADCV.0	--	--	--	--	--	--	xxxxxxxx
ADCDH	ADC Data High	C6H	ADCV.9	ADCV.8	ADCV.7	ADCV.6	ADCV.5	ADCV.4	ADCV.3	ADCV.2	xxxxxxxx
CKCON0	Clock Control 0	C7H	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000
T2CON	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00000000
T2MOD	Timer2 mode	C9H	--	--	T2EXH	T2X12	--	--	T2OE	DCEN2	xx00xx00
RCAP2L	Timer2 Capture Low	CAH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP2H	Timer2 Capture High	CBH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL2	Timer Low 2	CCH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH2	Timer High 2	CDH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CLRL	CL Reload register	CEH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CHRL	CH Reload register	CFH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PSW	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	00000000
SIADR	TWI0 Address Reg.	D1H	.7	.6	.5	.4	.3	.2	.1	GC	00000000
SI1ADR	TWI1 Address Reg.	D1H	.7	.6	.5	.4	.3	.2	.1	GC1	00000000
SIDAT	TWI0 Data Reg.	D2H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
S1DAT	TWI1 Data Reg.	D2H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SISTA	TWI0 Status Reg.	D3H	.7	.6	.5	.4	.3	.2	.1	.0	11111000
SIS1TA	TWI1 Status Reg.	D3H	.7	.6	.5	.4	.3	.2	.1	.0	11111000
SICON	TWI0 Control Reg.	D4H	CR2	ENSI	STA	STO	SI	AA	CR1	CR0	00000000
S1CON	TWI1 Control Reg.	D4H	CR21	ENS11	STA1	STO1	S11	AA1	CR11	CR01	00000000
KBPATN	Keypad Pattern	D5H	.7	.6	.5	.4	.3	.2	.1	.0	11111111
KBCON	Keypad Control	D6H	--	--	--	--	--	--	PATNS	KBIF	xxxxxx01
KBMASK	Keypad Int. Mask	D7H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCON	PCA Control Reg.	D8H	CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	00000000
CMOD	PCA Mode Reg.	D9H	CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF	00000000
CCAPM0	PCA Module0 Mode	DAH	DTE0	ECOM0	CAPP0	CAPN0	MAT0	TOG0	PWM0	ECCF0	00000000
CCAPM6	PCA Module6 Mode	DAH	BME6	--	--	--	--	--	PWM6	--	0xxxx0x
CCAPM1	PCA Module1 Mode	DBH	--	ECOM1	CAPP1	CAPN1	MAT1	TOG1	PWM1	ECCF1	x0000000
CCAPM7	PCA Module7 Mode	DBH	--	--	--	--	--	--	PWM7	--	xxxxxx0x
CCAPM2	PCA Module2 Mode	DCH	DTE2	ECOM2	CAPP2	CAPN2	MAT2	TOG2	PWM2	ECCF2	00000000
CCAPM3	PCA Module3 Mode	DDH	--	ECOM3	CAPP3	CAPN3	MAT3	TOG3	PWM3	ECCF3	x0000000
CCAPM4	PCA Module4 Mode	DEH	DTE4	ECOM4	CAPP4	CAPN4	MAT4	TOG4	PWM4	ECCF4	00000000
CCAPM5	PCA Module5 Mode	DFH	--	ECOM5	CAPP5	CAPN5	MAT5	TOG5	PWM5	ECCF5	x0000000
ACC	Accumulator	E0H	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
WDTCR	WDT Control register	E1H	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000
IFD	ISP Flash data	E2H	.7	.6	.5	.4	.3	.2	.1	.0	11111111
IFADRH	ISP Flash Addr. High	E3H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
IFADRL	ISP Flash Addr. Low	E4H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
IFMT	ISP Mode Table	E5H	--	--	--	--	--	MS.2	MS.1	MS.0	xxxxx000
SCMD	ISP Serial Command	E6H	.7	.6	.5	.4	.3	.2	.1	.0	xxxxxxx
ISPCR	ISP Control Register	E7H	ISPEN	SWBS	SWRST	CFAIL	--	--	--	--	0000xxxx
P4	Port 4	E8H	P4.7	--	P4.5	P4.4	--	--	P4.1	P4.0	1x11x11
CL	PCA base timer Low	E9H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP0L	PCA module0 capture Low	EAH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP6L	PCA module6 compare Low	EAH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP1L	PCA module1 capture Low	EBH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP7L	PCA module7 compare Low	EBH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP2L	PCA module2 capture Low	ECH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP3L	PCA module3 capture Low	EDH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP4L	PCA module4 capture Low	EEH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP5L	PCA module5 capture Low	EFH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
B	B Register	F0H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PAOE	PWM Additional Output Enable	F1H	P47OP4	P41OP2	P40OP2	P24OP2	P26OP4	P21OP0	P20OP0	P22OP0	00011001
PCAPWM0	PCA PWM0 Mode	F2H	P0RS1	P0RS0	P0PS2	P0PS1	P0PS0	P0INV	EPC0H	EPC0L	00000000
PCAPWM6	PCA PWM6 Mode	F2H	P6RS1	P6RS0	P6PS2	P6PS1	P6PS0	P6INV	EPC6H	EPC6L	00000000
PCAPWM1	PCA PWM1 Mode	F3H	P1RS1	P1RS0	P1PS2	P1PS1	P1PS0	P1INV	EPC1H	EPC1L	00000000
PCAPWM7	PCA PWM7 Mode	F3H	P7RS1	P7RS0	P7PS2	P7PS1	P7PS0	P7INV	EPC7H	EPC7L	00000000
PCAPWM2	PCA PWM2 Mode	F4H	P2RS1	P2RS0	P2PS2	P2PS1	P2PS0	P2INV	EPC2H	EPC2L	00000000

# MG82FG5B32/16/08

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS AND SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
PCAPWM3	PCA PWM3 Mode	F5H	P3RS1	P3RS0	P3PS2	P3PS1	P3PS0	P3INV	EPC3H	EPC3L	00000000
PCAPWM4	PCA PWM4 Mode	F6H	P4RS1	P4RS0	P4PS2	P4PS1	P4PS0	P4INV	EPC4H	EPC4L	00000000
PCAPWM5	PCA PWM5 Mode	F7H	P5RS1	P5RS0	P5PS2	P5PS1	P5PS0	P5INV	EPC5H	EPC5L	00000000
P6	Port 6	F8H	--	--	--	--	--	--	P6.1	P6.0	xxxxxxx11
CH	PCA base timer High	F9H	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP0H	PCA Module0 capture High	FAH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP6H	PCA Module6 compare High	FAH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP1H	PCA Module1 capture High	FBH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP7H	PCA Module7 compare High	FBH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP2H	PCA Module2 capture High	FCH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP3H	PCA Module3 capture High	FDH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP4H	PCA Module4 capture High	FEH	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP5H	PCA Module5 capture High	FFH	.7	.6	.5	.4	.3	.2	.1	.0	00000000

4.3. Auxiliary SFR Map (Page P)

MG82FG5BXX has an auxiliary SFR page which is indexed by page P and its data write method is different from the standard 8051. The registers in auxiliary SFR map are addressed by IFMT and SCMD like ISP/IAP access flow. Page P has 256 bytes space that can target to **6 physical bytes** and **8 logical bytes**. The 5 physical bytes include IAPLB, CKCON2, CKCON3, PCON2, SPCON0 and DCON0. The 8 logical bytes include PCON0, PCON1, RTCCR, CKCON0, CKCON1, WDTCR, P4 and P6. Access on the 8 logical bytes gets the coherence content with the same SFR in Page 0~F. Please refer Section “27 Page P SFR Access” for more detail information.

Table 4-3. Auxiliary SFR Map (Page P)

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8	P6	--	--	--	--	--	--	--
F0	--	--	--	--	--	--	--	--
E8	P4	--	--	--	--	--	--	--
E0	--	WDTCR	--	--	--	--	--	--
D8	--	--	--	--	--	--	--	--
D0	--	--	--	--	--	--	--	--
C8	--	--	--	--	--	--	--	--
C0	--	--	--	--	--	--	--	CKCON0
B8	--	--	--	--	--	--	RTCCR	CKCON1
B0	--	--	--	--	--	--	--	--
A8	--	--	--	--	--	--	--	--
A0	--	--	--	--	--	--	--	--
98	--	--	--	--	--	--	--	--
90	--	--	--	--	--	--	--	PCON1
88	--	--	--	--	--	--	--	--
80	--	--	--	--	--	--	--	PCON0
78	--	--	--	--	--	--	--	--
70	--	--	--	--	--	--	--	--
68	--	--	--	--	--	--	--	--
60	--	--	--	--	--	--	--	--
58	--	--	--	--	--	--	--	--
50	--	--	--	--	--	--	--	--
48	SPCON0	--	--	--	DCON0	--	--	--
40	CKCON2	CKCON3	--	--	PCON2	--	--	--
38	--	--	--	--	--	--	--	--
30	--	--	--	--	--	--	--	--
28	--	--	--	--	--	--	--	--
20	--	--	--	--	--	--	--	--
18	--	--	--	--	--	--	--	--
10	--	--	--	--	--	--	--	--
08	--	--	--	--	--	--	--	--
00	--	--	--	IAPLB	--	--	--	--
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F

# MG82FG5B32/16/08

## 4.4. Auxiliary SFR Bit Assignment (Page P)

Table 4–4. Auxiliary SFR Bit Assignment (Page P)

SYMBOL	DESCRIPTION	ADDR	BIT ADDRESS AND SYMBOL								RESET VALUE
			Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
<b>Physical Bytes</b>											
IAPLB	IAP Low Boundary	03H	IAPLB6	IAPLB5	IAPLB4	IAPLB3	IAPLB2	IAPLB1	IAPLB0	0	01110110(5B32) 00110110(5B16) 00010110(5B08)
CKCON2	Clock Control 2	40H	XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0	01010000
CKCON3	Clock Control 3	41H	--	--	--	--	MCKD1	MCKD0	1	0	00000010
PCON2	Power Control 2	44H	AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1	00110101
SPCON0	SFR Page Control 0	48H	RTCCTL	P6CTL	P4CTL	WRCTL	CKCTL1	CKCTL0	PWCTL1	PWCTL0	00000000
DCON0	Device Control 0	4CH	0	IAPO	0	0	0	IORCTL	RSTIO	OCDE	00000011
<b>Logical Bytes</b>											
PCON0	Power Control 0	87H	SMOD1	SMOD0	--	POF0	GF1	GF0	PD	IDL	00010000(POR) 000x0000(Reset)
PCON1	Power Control 1	97H	SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	WDTF	0000x000
RTCCR	RTC Control Register	BEH	RTCE	RTCO	RTCRL.5	RTCRL.4	RTCRL.3	RTCRL.2	RTCRL.1	RTCRL.0	00111111
CKCON1	Clock Control 1	BFH	XTOR	--	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0	0x001011
CKCON0	Clock Control 0	C7H	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000
WDTCR	WDTControl register	E1H	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000
P4	Port 4	E8H	P4.7	--	P4.5	P4.4	--	--	P4.1	P4.0	1x11xx11
P6	Port 6	F8H	--	--	--	--	--	--	P6.1	P6.0	xxxxxx11

Sample Code of Page-P SFR write:

```

IFADRH = 0x00;
ISPCR = ISPEN;           //enable IAP/ISP
IFMT = MS2;              // Page-P write, IFMT =0x04
IFADRL = SPCON0;        //Set Page-P SFR address
IFD |= CKCTL0;          // set CKCTL0
SCMD = 0x46;            //
SCMD = 0xB9;            //
IFMT = Flash Standby;   // IAP/ISP standby, IFMT =0x00
ISPCR &= ~ISPEN;
    
```

## 5. Pin Configurations

### 5.1. Package Instruction

Figure 5–1. MG82FG5BXXAD32 Top View




Figure 5–2. MG82FG5BXXAY32 Top View




Figure 5–3. MG82FG5BxxAL28 Top View




Figure 5–4. MG82FG5BxxAL20 Top View





Figure 5–5. MG82FG5BxxAL16 Top View



# MG82FG5B32/16/08

## 5.2. Pin Description

Table 5–1. Pin Description

MNEMONIC	PIN NUMBER				I/O TYPE	DESCRIPTION
	32-Pin LQFP/QFN	28-Pin SSOP	20-Pin SSOP	16-Pin SSOP		
<b>P1.0</b> (AIN0) (T2) (T2CKO) (TW11_SCL) (S1MI)	29	8	6	6	I/O	* Port 1.0. * AIN0: ADC channel-0 analog input. * T2: Timer/Counter 2 external clock input. * T2CKO: Timer 2 programmable clock output. * TW11_SCL: serial clock of TW11 * S1MI: SPI Master Input on UART1.
<b>P1.1</b> (AIN1) (T2EX) (TW11_SDA)	30	9	7	7	I/O	* Port 1.1. * AIN1: ADC channel-1 analog input. * T2EX: Timer/Counter 2 external control input. * TW11_SDA: serial data of TW11.
<b>P1.2</b> (AIN2) (RXD1)	31	10			I/O	* Port 1.2. * AIN2: ADC channel-2 analog input. * RXD1: UART1 serial input port.
<b>P1.3</b> (AIN3) (TXD1)	32	11			I/O	* Port 1.3. * AIN3: ADC channel-3 analog input. * TXD1: UART1 serial output port.
<b>P1.4</b> (AIN4) (nSS)	1	12			I/O	* Port 1.4. * AIN4: ADC channel-4 analog input. * nSS: SPI Slave select.
<b>P1.5</b> (AIN5) (MOSI)	2	13	8		I/O	* Port 1.5. * AIN5: ADC channel-5 analog input. * MOSI: SPI master out & slave in.
<b>P1.6</b> (AIN6) (MISO)	3	14	9	8	I/O	* Port 1.6. * AIN6: ADC channel-6 analog input. * MISO: SPI master in & slave out.
<b>P1.7</b> (AIN7) (SPICLK)	4	15	10		I/O	* Port 1.7. * AIN7: ADC channel-7 analog input. * SPICLK: SPI clock, output for master and input for slave.
<b>P2.0</b> (PWM6) (KBI0)	22	3			I/O	* Port 2.0. * PWM6: PCA module-6 PWM6 output. * KBI0: keypad input 0.
<b>P2.1</b> (ECI) (PWM7) (KBI1)	23	4			I/O	* Port 2.1. * ECI: PCA external clock input. * PWM7: PCA module-7 PWM7 output. * KBI1: keypad input 1.
<b>P2.2</b> (CEX0) (KBI4)	5	16	11	9	I/O	* Port 2.2. * CEX0: PCA module-0 external I/O. * KBI4: keypad input 4.
<b>P2.3</b> (CEX1) (KBI5)	6				I/O	* Port 2.3. * CEX1: PCA module-1 external I/O. * KBI5: keypad input 5.
<b>P2.4</b> (CEX2) (KBI6)	7	17	12	10	I/O	* Port 2.4. * CEX2: PCA module-2 external I/O. * KBI6: keypad input 6.
<b>P2.5</b> (CEX3) (KBI2)	24				I/O	* Port 2.5. * CEX3: PCA module-3 external I/O. * KBI2: keypad input 2.
<b>P2.6</b> (CEX4) (KBI7)	8	18			I/O	* Port 2.6. * CEX4: PCA module-4 external I/O. * KBI7: keypad input 7.
<b>P2.7</b> (CEX5) (KBI3)	25				I/O	* Port 2.7. * CEX5: PCA module-5 external I/O. * KBI3: keypad input 3.

MNEMONIC	PIN NUMBER				I/O TYPE	DESCRIPTION
	32-Pin LQFP/QFN	28-Pin SSOP	20-Pin SSOP	16-Pin SSOP		
<b>P3.0</b> (RXD0)	9	19	13	11	I/O	* Port 3.0. * RXD0: UART0 serial input port.
<b>P3.1</b> (TXD0)	10	20	14	12	I/O	* Port 3.1. * TXD0: UART0 serial output port.
<b>P3.2</b> (nINT0) (S0MI)	11				I/O	* Port 3.2. * nINT0: external interrupt 0 input. * S0MI: SPI Master Input on UART0.
<b>P3.3</b> (nINT1)	12	21	15	13	I/O	* Port 3.3. * nINT1: external interrupt 1 input.
<b>P3.4</b> (T0) (T0CKO)	13	22	16		I/O	* Port 3.4. * T0: Timer/Counter 0 external input. * T0CKO: Timer 0 programmable clock output.
<b>P3.5</b> (T1) (T1CKO) (S1CKO)	14	23	17		I/O	* Port 3.5. * T1: Timer/Counter 1 external input. * T1CKO: Timer 1 programmable clock output. * S1CKO: S1BRT programmable clock output.
<b>P4.0</b> (TWI0_SCL)	15	24			I/O	* Port 4.0. * TWI0_SCL: serial clock of TWI0.
<b>P4.1</b> (TWI0_SDA)	16	25			I/O	* Port 4.1. * TWI0_SDA: serial data of TWI0.
<b>P4.4</b> (nINT2) (BEEP) (OCD_SCL)	18	27	19	15	I/O	* Port 4.4. * nINT2: external interrupt 2 input. * BEEP: Beeper output. * OCD_SCL: OCD interface, serial clock.
<b>P4.5</b> (nINT3) (RTCKO) (OCD_SDA)	19	28	20	16	I/O	* Port 4.5. * nINT3: external interrupt 3 input. * RTCKO: RTC programmable clock output. * OCD_SDA: OCD interface, serial data.
<b>P6.0</b> (XTAL2) (ECKI) (ICKO)	21	2	2	2	I/O O I O	* Port 6.0. * XTAL2: Output of on-chip crystal oscillating circuit. * ECKI: In external clock input mode, this is clock input pin. * ICKO: Enable IHRCO/ILRCO output.
<b>P6.1</b> (XTAL1)	20	1	1	1	I/O I	* Port 6.1. * XTAL1: Input of on-chip crystal oscillating circuit.
<b>RST</b> (P4.7)	17	26	18	14	I	* RST: External RESET input, high active. * Port 4.7.
<b>VR0</b>	27	6	4	4	I/O	* VR0: Voltage Reference 0. Connect 0.1uF and 4.7uF to VSS.
<b>VDD</b>	28	7	5	5	P	Power supply input.
<b>VSS</b>	26	5	3	3	G	Ground, 0 V reference.

# MG82FG5B32/16/08

## 5.3. Alternate Function Redirection

Many I/O pins, in addition to their normal I/O function, they also serve the alternate function for internal peripherals. For the peripherals Keypad interrupt (KBI), PCA, SPI, UART0, UART1, TWI0, TWI1 and external interrupts (nINT0~3), Port 1, Port 2, Port 3, Port 4 and Port 6 serve the alternate function in the default state. However, the user may select Port 4 and Port 5 to serve their alternate function by setting the corresponding control bits P4KB, P4PCA, P5SPI and P4S1 in AUXR1 register. It is especially useful when the packages more than 40 pins are adopted. Note that only one of the four control bits can be set at any time.

### AUXR0: Auxiliary Register 0

SFR Page = 0~F

SFR Address = 0xA1

RESET = 0000-0000

7	6	5	4	3	2	1	0
P60FC1	P60FC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected as system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC[1:0]	P60 function	I/O mode
00	P60	By P6M0.0
01	MCK	By P6M0.0
10	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

Please refer Section "9 System Clock" to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit 3~2: P4.4 and P4.5 alternated function selection.

P4FS[1:0]	P4.4	P4.5
00	P4.4	P4.5
01	RXD0	TXD0
10	T0/T0CKO	T1/T1CKO
11	T2EX	T2/T2CKO

### AUXR1: Auxiliary Control Register 1

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI0	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4
0	P2.6, P2.4, P2.3, P2.2
1	P1.3, P1.2, P1.1, P1.0

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.

P3KBIL	KBI.3~0
0	P2.7, P2.5, P2.1, P2.0
1	P3.5, P3.4, P3.1, P3.0

Bit 5: P4SPI, SPI interface on P4.1~P4.0 and P2.1~P2.0

P4SPI	nSS	MOSI	MISO	SPICLK
0	P1.4	P1.5	P1.6	P1.7
1	P2.0	P2.1	P4.1	P4.0

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX (AUXR1.1) is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5. S1MI is the SPI serial data input of the S1 Mode 4 (SPI master).

P3S1MI	S1MI
0	P1.0
1	P3.5

Bit 2: P6TWI0, TWI0 function on P6. The function is valid when P60OC[1:0] is equal to "00".

P6TWI0	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

Bit 1: P3CEX, CEX5, CEX3 and CEX1 function on P3.5, P3.4 and P3.3.

P3CEX	CEX5	CEX3	CEX1
0	P2.7	P2.5	P2.3
1	P3.5	P3.4	P3.3

**AUXR2: Auxiliary Register 2**

SFR Page = 0~F

SFR Address = 0xA3

RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

INT3IS1~0	nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	nINT2
00	P4.4
01	P2.0
10	P1.4
11	P6.1

# MG82FG5B32/16/08

---

## AUXR3: Auxiliary Register 3

SFR Page = 0~F

SFR Address = 0xA4

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	GF	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: P1S0MI, S0MI function on P1.6.

P1S0MI	S0MI
0	P3.2
1	P1.6

Bit 1: P3ECI, ECI function on P3.2.

P3ECI	ECI
0	P2.1
1	P3.2

Bit 0: P3TWI1, TWI1 function on P3.

P3TWI1	TWI1_SCL	TWI1_SDA
0	P1.0	P1.1
1	P3.0	P3.1

## 6. 8051 CPU Function Description

### 6.1. CPU Register

#### **PSW: Program Status Word**

SFR Page = 0~F

SFR Address = 0xD0

RESET = 0000-0000

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P
R/W							

CY: Carry bit.

AC: Auxiliary carry bit.

F0: General purpose flag 0.

RS1: Register bank select bit 1.

RS0: Register bank select bit 0.

OV: Overflow flag.

F1: General purpose flag 1.

P: Parity bit.

The program status word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown above, resides in the SFR space. It contains the Carry bit, the Auxiliary Carry(for BCD operation), the two register bank select bits, the Overflow flag, a Parity bit and two user-definable status flags.

The Carry bit, other than serving the function of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in Section "7.2 On-Chip Data RAM". A number of instructions refer to these RAM locations as R0 through R7.

The Parity bit reflects the number of 1s in the Accumulator. P=1 if the Accumulator contains an odd number of 1s and otherwise P=0.

#### **SP: Stack Pointer**

SFR Page = 0~F

SFR Address = 0x81

RESET = 0000-0111

7	6	5	4	3	2	1	0
SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
R/W							

The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to 0x07 after reset.

#### **DPL: Data Pointer Low**

SFR Page = 0~F

SFR Address = 0x82

RESET = 0000-0000

7	6	5	4	3	2	1	0
DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
R/W							

The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

# MG82FG5B32/16/08

## DPH: Data Pointer High

SFR Page = 0~F

SFR Address = 0x83

RESET = 0000-0000

7	6	5	4	3	2	1	0
DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
R/W							

The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

## ACC: Accumulator

SFR Page = 0~F

SFR Address = 0xE0

RESET = 0000-0000

7	6	5	4	3	2	1	0
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W							

This register is the accumulator for arithmetic operations.

## B: B Register

SFR Page = 0~F

SFR Address = 0xF0

RESET = 0000-0000

7	6	5	4	3	2	1	0
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W							

This register serves as a second accumulator for certain arithmetic operations.

## 6.2. CPU Timing

The **MG82FG5BXX** is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that has an 8051 compatible instruction set, and executes instructions in 1~6 clock cycles (about 5~6 times fast than the standard 8051 device). It uses a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. The instruction timing is faster than the standard 8051.

In many 8051 implementations, a distinction between machine cycles and clock cycles is that machine cycles varying from 2 to 12 clock cycles. However, the 1T-80C51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles. For more detailed information about the 1T-80C51 instructions, please refer section "[32 Instruction Set](#)" which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

### **6.3. CPU Addressing Mode**

#### ***Direct Addressing(DIR)***

The operand is specified by an 8-bit address field in the instruction. Only internal data RAM and SFRs can be direct addressed.

#### ***Indirect Addressing(IND)***

The instruction specified a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected bank, or the Stack Pointer.

The address register for 16-bit addresses can only be the 16-bit data pointer register – DPTR.

#### ***Register Instruction(REG)***

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the op-code of the instruction. Instructions to use this method to access the registers are more efficiently because it eliminates the extra address byte. When such instruction is executed, one of the eight registers in the selected bank is accessed.

#### ***Register-Specific Instruction***

Some instructions are specific to a certain register. For example, some instructions always operate on the accumulator or data pointer, etc. No address byte is needed for such instructions. The op-code itself does it.

#### ***Immediate Constant(IMM)***

The value of a constant can follow the op-code in the program memory.

#### ***Index Addressing***

Only program memory can be accessed with indexed addressing and it is read-only. This addressing mode is intended for reading look-up tables in program memory. A 16-bit base register(either DPTR or PC) points to the base of the table, and the accumulator is set up with the table entry number. Another type of indexed addressing is used in the conditional jump instruction.

In conditional jump, the destination address is computed as the sum of the base pointer and the accumulator.

## 7. Memory Organization

Like all 80C51 devices, the **MG82FG5BXX** has separated address spaces for program and data memory. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by the 8-bit CPU.

Program memory (ROM) can only be read when write protect enable. It can be up to **32K/16K/8K** bytes of program memory. In the **MG82FG5BXX**, all the program memory are on-chip Flash memory, and without the capability of accessing external program memory because of no External Access Enable (/EA) and Program Store Enable (/PSEN) signals designed.


Data memory occupies a separate address space from program memory. In the **MG82FG5BXX**, there are 256 bytes of internal scratch-pad RAM and **1792/768/256** bytes of on-chip expanded RAM(XRAM).

### 7.1. On-Chip Program Flash

Program memory is the memory which stores the program codes for the CPU to be executed, as shown in [Figure 7-1](#). After reset, the CPU begins execution from location 0000H, where should be the starting of the user's application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the program memory. Each interrupt is assigned a fixed location in the program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.

Figure 7-1. Program Memory



## 7.2. On-Chip Data RAM


Figure 7–2 shows the internal and external data memory spaces available to the **MG82FG5BXX** user. Internal data memory can be divided into three blocks, which are generally referred to as the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal data memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addresses higher than 7FH access the SFR space; and indirect addresses higher than 7FH access the upper 128 bytes of RAM. Thus the SFR space and the upper 128 bytes of RAM occupy the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 80C51 devices as mapped in Figure 7–3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in used. This improves the code space usage, since register instructions are shorter than direct addressing instructions. The next 16 bytes above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing.

Figure 7–4 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.

Figure 7–2. MG82FG5BXX Data Memory



# MG82FG5B32/16/08

Figure 7-3. Lower 128 Bytes of Internal RAM





Figure 7-4. SFR Space



### 7.3. On-chip expanded RAM (XRAM)

To access the on-chip expanded RAM (XRAM), refer to [Figure 7–2](#), the **1792/768/256** bytes of XRAM (0000H to **06FFH**) are indirectly accessed by move external instruction, “MOVX @Ri” and “MOVX @DPTR”. For KEIL-C51 compiler, to assign the variables to be located at XRAM, the “pdata” or “xdata” definition should be used. After being compiled, the variables declared by “pdata” and “xdata” will become the memories accessed by “MOVX @Ri” and “MOVX @DPTR”, respectively. Thus the **MG82FG5BXX** hardware can access them correctly.

### 7.4. Declaration Identifiers in a C51-Compiler

The declaration identifiers in a C51-compiler for the various **MG82FG5BXX** memory spaces are as follows:

#### ***data***

128 bytes of internal data memory space (00h~7Fh); accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

#### ***idata***

Indirect data; 256 bytes of internal data memory space (00h~FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the data area and the 128 bytes immediately above it.

#### ***sfr***

Special Function Registers; CPU registers and peripheral control/status registers, accessible only via direct addressing.

#### ***xdata***

External data or on-chip eXpanded RAM (XRAM); duplicates the classic 80C51 64KB memory space addressed via the “MOVX @DPTR” instruction. The **MG82FG5BXX** has **1792/768/256** bytes of on-chip xdata memory.

#### ***pdata***

Paged (256 bytes) external data or on-chip eXpanded RAM; duplicates the classic 80C51 256 bytes memory space addressed via the “MOVX @Ri” instruction. The **MG82FG5BXX** has 256 bytes of on-chip pdata memory which is shared with on-chip xdata memory.


#### ***code***

**32K/16K/8K** bytes of program memory space; accessed as part of program execution and via the “MOVC @A+DPTR” instruction. The **MG82FG5BXX** has **32K/16K/8K** bytes of on-chip code memory.

## 8. Dual Data Pointer Register (DPTR)

The dual DPTR structure as shown in Figure 8–1 is a way by which the chip can specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS (AUXR1.0) that allows the program code to switch between them.

Figure 8–1. Dual DPTR



### DPTR Instructions

The six instructions that refer to DPTR currently selected using the DPS bit are as follows:

```

INC DPTR           ; Increments the data pointer by 1
MOV DPTR,#data16  ; Loads the DPTR with a 16-bit constant
MOVC A,@A+DPTR    ; Move code byte relative to DPTR to ACC
MOVX A,@DPTR      ; Move external RAM (16-bit address) to ACC
MOVX @DPTR,A      ; Move ACC to external RAM (16-bit address)
JMP @A+DPTR       ; Jump indirect relative to DPTR
    
```

### AUXR1: Auxiliary Control Register 1

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	<b>DPS</b>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: DPS, DPTR select bit. Use to switch between DPTR0 and DPTR1.

0: Select DPTR0.

1: Select DPTR1.

DPS	Selected DPTR
0	DPTR0
1	DPTR1

## 9. System Clock

There are four clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. [Figure 9–1](#) shows the structure of the system clock in **MG82FG5BXX**.

The **MG82FG5BXX** always boots from IHRCO on **12MHz** and reserves crystal pads as P6.0/P6.1 GPIO function. Software can select the OSCin input on one of the four clock sources by application required and switches them on the fly. But software needs to wait the clock until the source be settle before clock switching. If software selects external crystal mode, port pin of P6.0 and P6.1 will be assigned to XTAL2 and XTAL1. And P6.0/P6.1 GPIO function will be inhibited. In external clock input mode (ECKI), the clock source comes from P6.0 input and P6.1 still reserves GPIO function.

To set XTALE (CKCON2.5) to enable external crystal oscillating. When frequency from external crystal had been stable, the XTOR (CKCON1.7) will be set automatically. Software need to poll this bit before switch the system clock source(OSCin) to external crystal. XTOR is read only.

The built-in IHRCO provides two kinds of frequency for software selected. The second frequency is **11.059MHz** set by AFS on CKCON0.7. Both of 12MHz and 11.059 MHz in IHRCO provide high precision frequency for system clock source. To find the detailed IHRCO performance, please refer Section "[31.4 IHRCO Characteristics](#)". In IHRCO mode, P6.0 can be configured to internal *MCK* output or *MCK/2* and *MCK/4* for system application.

The built-in ILRCO provides the low power and low speed frequency about 32KHz to WDT and system clock source. MCU can selects the ILRCO to system clock source by software for low power operation. To find the detailed ILRCO performance, please refer Section "[31.5 ILRCO Characteristics](#)". In ILRCO mode, P6.0 can be configured to internal *MCK* output or *MCK/2* and *MCK/4* for system application.

The **MG82FG5BXX** device includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. CKM applied in **MG82FG5BXX** is shown in [Figure 9–1](#) and its typical input frequency is around 6MHz. Before enable CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the reasonable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 times frequency of CKMI and setting MCKS1~0 (CKCON2.3~2) selects different CKM outputs to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section "[31.6 CKM Characteristics](#)".

The system clock, *SYSCLK*, is obtained from one of these four clock sources through the clock divider, as shown in [Figure 9–1](#). The user can program the divider control bits SCKS2~SCKS0 (in CKCON0 register) to get the desired system clock. The maximum frequency of *SYSCLK* is 25MHz in **MG82FG5BXX**.

# MG82FG5B32/16/08

## 9.1. Clock Structure

Figure 9–1 presents the principal clock systems in the **MG82FG5BXX**. The initial oscillator source of CPUCLK is set to IHROC 12MHz. It can use the combinations of the clock multiplier and divider for different frequencies. The maximum CPUCLK is as following:

- External crystal mode: Up to 12MHz @ 1.8V – 5.5V; Up to 25MHz @ 2.7V – 5.5V
- CPU up to 12MHz @ 1.8V – 5.5V; Up to 25MHz @ 2.2V – 5.5V


The system clock can be sourced by the external oscillator circuit or either internal oscillator. Its maximum frequency is 25MHz.

The clock module also provides two more clock sources for high speed PCA applications.

- MCKDO: Up to 50MHz
- CKMIX16: Up to 100MHz

Please note, when using Clock Multiplier (CKM) to get MCKDO up to 50MHz or CKMIX16 up to 100MHz, the CPUCLK and SYSCLK will be also changed. It is needed to set SCKS[2:0] to limit CPUCLK and SYSCLK before raising CKM to higher frequency output. The CPUCLK and SYSCLK must be lower than 25MHz.

Figure 9–1. System Clock



## 9.2. Clock Source Switching

There are four clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. Figure 9–1 shows the structure of the system clock in **MG82FG5BXX**. The **MG82FG5BXX** always boots from IHRCO on 12MHz. OSCS[1:0] are used to select the clock source by software setting, but the software needs to wait until the clock has settled before switching the clock source.

## 9.3. On-chip CKM (PLL)

The **MG82FG5BXX** includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. It is shown in Figure 9–1 and its typical input frequency is around 6MHz. Before enabling CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the suitable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 times frequency of CKMI and setting MCKS1~0 (CKCON.3~2) selects different CKM outputs on MCK to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section “31.6 CKM Characteristics”.

## 9.4. Missing Clock Detection

When using the external crystal oscillator as the clock source, it can be monitored by the missing clock detector MCD to notify if the crystal is out of function. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. PCON1 Bit 5, MCDF, Missing Clock Detection (MCD) flag set by hardware to detect a Missing-Clock event on external crystal oscillating input. Writing “1” on this bit will clear MCDF. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again. In default, the MCD event will trigger a system reset. If user won't apply this function, clear MCDRE to disable the reset function.

## 9.5. Fast wake-up for XTAL mode

Normally the settle time of the external crystal is 0.6ms ~ 2ms (depends on the applications). The MCU stable time is 200us and is fast then crystal. It can be used to speed up the wake-up time for XTAL mode. Under XTAL mode, user can switch the OSCin from XTAL to IHRCO before the system go into Power Down Mode.

### How to Program with Fast wake-up function for XTAL mode

- Set IHRCOE(CKCON2.4) to “1” to enable IHRCO.
- delay 32us to wait IHRCO working stable
- Program OSCS[1:0](CKCON2.1~0) to “00” to select IHRCO as clock source
- NOP x 10
- Set XTALE (CKCON2.5) to “0” to disable external crystal oscillating circuit.
- MCU enter power down
- .....
- MCU wake up
- Set XTALE (CKCON2.5) to “1” to enable external crystal oscillating circuit.
- Poll XTOR (CKCON1.7) to “1” to wait external crystal oscillating ready.
- Program OSCS[1:0] (CKCON2.1~0) to “01” to select XTAL as clock source
- NOP x 10
- Set IHRCOE(CKCON2.4) to “0” to disable IHRCO.
- Continue program execution.....

## 9.6. Wake-up with clock from CKM

When enable CKM circuit, it needs 100us to output stable frequency, within this uncertain frequency period, the input of the MCK needs to keep MCKS on OSCin to guarantee system's satiability. Please reference the following procedure:

### How to Program to Support wake-up with clock from CKM

- Program MCKS[1:0] (CKCON2.3~2) to “00” to select non-CKM output as clock source
- MCU enters power down
- .....
- MCU wakes up
- delay 100us to wait CKM working stable.
- Modify MCKS[1:0] (CKCON2.3~2) to select CKM output as clock source
- Continue program execution.....

# MG82FG5B32/16/08

## 9.7. Clock Register

### CKCON0: Clock Control Register 0

SFR Page = 0~F & P

SFR Address = 0xC7

RESET = 0001-0000

7	6	5	4	3	2	1	0
AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AFS, Alternated Frequency Selection.

0: Select IHRCO on 12MHz.

1: Select IHRCO on 11.059MHz.

Bit 6: ENCKM, Enable clock multiplier (X8)

0: Disable the X8 clock multiplier.

1: Enable the X8 clock multiplier.

Bit 5~4: CKMIS1 ~ CKMIS0, Clock Multiplier Input Selection.

CKMIS[1:0]	Clock Multiplier Input Selection
0 0	OSCin/1 (when OSCin 5 ~ 6.5MHz)
0 1	OSCin/2 (when OSCin 10 ~ 13MHz)
1 0	OSCin/4 (when OSCin 20 ~ 26MHz)
1 1	OSCin/6 (when OSCin 30 ~ 39MHz)

Bit 3: CCKS, CPU Clock Select.

0: Select CPU Clock as SYSCLK.

1: Select CPU Clock as SYSCLK/2.

Bit 2~0: SCKS2 ~ SCKS0, programmable System Clock Selection.

SCKS[2:0]	System Clock
0 0 0	MCK/1
0 0 1	MCK/2
0 1 0	MCK/4
0 1 1	MCK/8
1 0 0	MCK/16
1 0 1	MCK/32
1 1 0	MCK/64
1 1 1	MCK/128

### CKCON1: Clock Control Register 1

SFR Page = 0~F & P

SFR Address = 0xBF

RESET = 0x00-1011

7	6	5	4	3	2	1	0
XTOR	0	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0
R	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: XTOR, Crystal Oscillating Ready. Read Only.

0: Crystal Oscillating not Ready.

1: Crystal Oscillating Ready. When XTALE is enabled, XTOR reports the crystal oscillator reached start-up count.

Bit 6: Reserved. Software must write "0" on this bit when CKCON1 is written.

Bit 5~0: This is set the OSCin frequency value to define the time base of ISP/IAP programming. Fill with a proper value according to OSCin, as listed below.

$[XCKS5 \sim XCKS0] = OSCin - 1$ , where  $OSCin = 1 \sim 25$  (MHz).

For examples,

- (1) If  $OSCin = 12$  MHz, then fill  $[XCKS5 \sim XCKS0]$  with 11, i.e., 00-1011B.
- (2) If  $OSCin = 6$  MHz, then fill  $[XCKS5 \sim XCKS0]$  with 5, i.e., 00-0101B.

OSCin	XCKS[4:0]
1MHz	00-0000
2MHz	00-0001
.....	.....
11MHz	00-1010
12MHz	00-1011
.....	.....
24MHz	01-0111
25MHz	01-1000

The default value of XCKS= 00-1011 for OSCin= 12MHz.

**CKCON2: Clock Control Register 2**

SFR Page = P Only

SFR Address = 0x40

RESET = 0101-0000

7	6	5	4	3	2	1	0
XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: XTGS1~XTGS0, OSC Driving control Register.

XTGS1, XTGS0	Gain Define
0, 0	Gain for 32.768K
0, 1	Gain for 2MHz ~ 25MHz
Others	Reserved

Bit 5: XTALE, external Crystal(XTAL) Enable.

0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1.

1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software pools the **XTOR** (CKCON1.7) **true** to indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

0: Disable internal high frequency RC oscillator.

1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

Bit 3~2: MCKS[1:0], MCK Source Selection.

MCKS[1:0]	MCK Source Selection	OSCin =12MHz CKMIS = [01]	OSCin =11.059MHz CKMIS = [01]
0 0	OSCin	12MHz	11.059MHz
0 1	CKMI x 4 (ENCKM =1)	24MHz	22.118MHz
1 0	CKMI x 5.33 (ENCKM =1)	32MHz	29.491MHz
1 1	CKMI x 8 (ENCKM =1)	48MHz	44.236MHz

Bit 1~0: OSC[1:0], OSCin source selection.

CKMIS[1:0]	OSCin source Selection
0 0	IHRCO
0 1	XTAL
1 0	ILRCO
1 1	ECKI, External Clock Input (P6.0) as OSCin.

# MG82FG5B32/16/08

## CKCON3: Clock Control Register 3

SFR Page = P only

SFR Address = 0x41

RESET = 0000-0010

7	6	5	4	3	2	1	0
0	0	0	0	MCKD1	MCKD0	1	0
W	W	W	W	R/W	R/W	W	W

Bit 7~4: Reserved. Software must write "0" on these bit when CKCON3 is written.

Bit 3~2: MCKD1 ~ MCKD 0, MCK Multiplier Input Selection.

MCKD[1:0]	System Clock
0 0	MCK/1
0 1	MCK/2
1 0	MCK/4
1 1	MCK/8

Bit 1: Reserved. Software must write "1" on these bit when CKCON3 is written.

Bit 0: Reserved. Software must write "0" on these bit when CKCON3 is written.

## AUXR0: Auxiliary Register 0

SFR Page = 0~F

SFR Address = 0xA1

RESET = 0000-0000

7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator (IHRCO or ILRCO) output to provide the clock source for other devices.

P60OC[1:0]	P6.0 function	I/O mode
00	P60	By P6M0.0
01	MCK/1	By P6M0.0
10	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

**PCON1: Power Control Register 1**

SFR Page = 0~F & P  
 SFR Address = 0x97 POR = 0000-x000

7	6	5	4	3	2	1	0
SWRF	EXRF	<b>MCDF</b>	RTCF	--	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 5: MCDF, Missing Clock Detection (MCD) flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event on external crystal oscillating input. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again.

**SFIE: System Flag Interrupt Enable Register**

SFR Page = 0~F  
 SFR Address = 0x8E POR = 0110-x000

7	6	5	4	3	2	1	0
SIDFIE	<b>MCDRE</b>	<b>MCDFIE</b>	RTCFIE	--	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset. Default is enabled.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: **Enable MCD module and enable MCDF interrupt. Default is enabled.**

**9.8. System Clock Sample Code**

(1) Required function: Switch IHRCO from default 12MHz to 11.0592MHz

Assembly Code Example:
<pre>ORL  CKCON0,#(AFS)      ; Select IHRCO to output 11.0592MHz</pre>
C Code Example:
<pre>CKCON0  = AFS;          // Select IHRCO to output 11.0592MHz.</pre>

(2). Required Function: Switch SYSCLK to OSCin/2 (default is OSCin/1)

Assembly Code Example:
<pre>ANL  CKCON0,#(AFS)      ; Set SCKS[2:0] = 1 to select OSCin/2 ORL  CKCON0,#( SCKS0)    ;</pre>
C Code Example:
<pre>CKCON0 &amp;= ~(SCKS2   SCKS1 ); // System clock divider /2 CKCON0  = (SCKS0);          // OSCin/2                              // SCKS[2:0], system clock divider                              // 0   OSCin/1                              // 1   OSCin/2                              // 2   OSCin/4                              // 3   OSCin/8                              // 4   OSCin/16                              // 5   OSCin/32                              // 6   OSCin/64                              // 7   OSCin/128</pre>

## 10. Watch Dog Timer (WDT)

### 10.1. WDT Structure


The Watch-dog Timer (WDT) is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 9-bit free-running counter, a 7-bit prescaler and a control register (WDTCR). Figure 10–1 shows the WDT structure in **MG82FG5BXX**.

When WDT is enabled, it derives its time base from the 32KHz ILRCO. The WDT overflow will set the WDTF on PCON1.0 which can be configured to generate an interrupt by enabled WDTFIE (SFIE.0) and enabled ESF (EIE1.3). The overflow can also trigger a system reset when WREN (WDTCR.7) is set. To prevent WDT overflow, software needs to clear it by writing “1” to the CLRW bit (WDTCR.4) before WDT overflows.

Once the WDT is enabled by setting ENW bit, there is no way to disable it except through power-on reset or page-p SFR over-write on ENW, which will clear the ENW bit. The WDTCR register will keep the previous programmed value unchanged after hardware (RST-pin) reset, software reset and WDT reset.

WREN, NSW and ENW are implemented to one-time-enabled function, only writing “1” valid in general SFR page. Page-P SFR Access on WDTCR can disable WREN, NSW and ENW, writing “0” on WDTCR.7~5. Please refer Section “10.4 WDT Register” and Section “27 Page P SFR Access” for more detail information.

Figure 10–1. Watch Dog Timer



### 10.2. WDT During Idle

In the Idle mode, the WIDL bit (WDTCR.3) determines whether WDT counts or not. Set this bit to let WDT keep counting in the Idle mode. If the hardware option NSWDT is enabled, the WDT always keeps counting regardless of WIDL bit.

### 10.3. Auto Weak Up

In the Power down mode, the ILRCO won't stop if the NSW (WDTCR.6) is enabled. The MUC enters Watch mode. That lets WDT keep counting even in Power down mode (Watch Mode). After WDT overflows, it will wake up the CPU from interrupt or reset by software configured. This function is only active when WDT clock source is come from ILRCO or P6.0 input which can be derived from external input or crystal oscillating circuit (XTAL1/XTAL2) enabled.

## 10.4. WDT Register

### WDTCR: Watch-Dog-Timer Control Register

SFR Page = 0~F & P

SFR Address = 0xE1

POR = 0000-0000

7	6	5	4	3	2	1	0
<b>WREN</b>	<b>NSW</b>	ENW	CLRW	WIDL	PS2	PS1	PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: WREN, WDT Reset Enable. The initial value can be changed by hardware option, WRENO.

0: The overflow of WDT does not set the WDT reset. The WDT overflow flag, WDTF, may be polled by software or trigger an interrupt.

1: The overflow of WDT will cause a system reset. Once WREN has been set, it can not be cleared by software in page 0~F. **In page P, software can modify it to “0” or “1”.**

Bit 6: NSW. Non-Stopped WDT. The initial value can be changed by hardware option, NSWDT.

0: WDT stop counting while the MCU is in power-down mode.

1: WDT always keeps counting while the MCU is in power-down mode (Watch Mode) or idle mode. Once NSW has been set, it can not be cleared by software in page 0~F. **In page P, software can modify it to “0” or “1”.**

Bit 5: ENW. Enable WDT.

0: Disable WDT running. This bit is only cleared by POR.

1: Enable WDT while it is set. Once ENW has been set, it can not be cleared by software in page 0~F. **In Page P, software can modify it as “0” or “1”.**

Bit 4: CLRW. WDT clear bit.

0: Writing “0” to this bit is no operation in WDT.

1: Writing “1” to this bit will clear the 9-bit WDT counter to 000H. Note this bit has no need to be cleared by writing “0”.

Bit 3: WIDL. WDT idle control.

0: WDT stops counting while the MCU is in idle mode.

1: WDT keeps counting while the MCU is in idle mode.

Bit 2~0: PS2 ~ PS0, select prescaler output for WDT time base input.

PS[2:0]	Prescaler Value	WDT Period
0 0 0	1	15 ms
0 0 1	2	31 ms
0 1 0	4	62 ms
0 1 1	8	124 ms
1 0 0	16	248 ms
1 0 1	32	496 ms
1 1 0	64	992 ms
1 1 1	128	1.984 S

### PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-x000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	<b>WDTF</b>
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 1: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing “1” on it. Software writing “0” is no operation.

1: This bit is only set by hardware when WDT overflows. Writing “1” on this bit will clear WDTF.

### 10.4.1. WDT Hardware Option

In addition to being initialized by software, the WDTCR register can also be automatically initialized at power-up by the hardware options WRENO, NSWDT, HWENW, HWWIDL and HWPS[2:0], which should be programmed by a universal Writer or Programmer, as described below.

If HWENW is programmed to “enabled”, then hardware will automatically do the following initialization for the WDTCR register at power-up: (1) set ENW bit, (2) load WRENO into WREN bit, (3) load NSWDT into NSW bit, (4) load HWWIDL into WIDL bit, and (5) load HWPS[2:0] into PS[2:0] bits.

If both of HWENW and WDSFWP are programmed to “enabled”, hardware still initializes the WDTCR register content by WDT hardware option at power-up. Then, any CPU writing on WDTCR bits will be inhibited except writing “1” on WDTCR.4 (CLRW), clear WDT, even though access through Page-P SFR mechanism.

#### **WRENO:**

- : Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- : Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

#### **NSWDT:** Non-Stopped WDT

- : Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- : Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

#### **HWENW:** Hardware loaded for “ENW” of WDTCR.

- : Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- : Disabled. WDT is not enabled automatically after power-on.

#### **HWWIDL, HWPS2, HWPS1, HWPS0:**

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

#### **WDSFWP:**

- : Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- : Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

## 10.5. WDT Sample Code

(1) Required function: Enable WDT and select WDT period to 248ms

Assembly Code Example:
<pre> ORL   PCON1,#(WDTF)           ; Clear WDTF flag (write "1") MOV   WDTCR,#(ENW   CLRW   PS2) ; Enable WDT counter and set WDT period to 248ms         </pre>
C Code Example:
<pre> PCON1  = WDTF;           // Clear WDT flag (write "1") WDTCR = (ENW   CLRW   PS2); // Enable WDT counter and set WDT period to 248ms                         // PS[2:0]   WDT period selection                         // 0   15ms                         // 1   31ms                         // 2   62ms                         // 3   124ms                         // 4   248ms                         // 5   496ms                         // 6   992ms                         // 7   1.984s         </pre>

(2) Required function: How to Disable WDT

Assembly Code Example:
<pre> MOV   IFD,WDTCR           ; Read WDTCR data ANL   IFD,#~(ENW)        ; Clear ENW to disable WDT  MOV   IFADRL,#(WDTCR_P)  ; Index Page-P address to WDTCR_P CALL  _page_p_sfr_write  ; Write data to WDTCR         </pre>
C Code Example:
<pre> IFD = WDTCR;           // Read WDTCR data IFD &amp;= ~ENW;          // Clear ENW to disable WDT  IFADRL = WDTCR_P;     // Index Page-P address to WDTCR_P page_p_sfr_write();  // Write data to WDTCR         </pre>

(3). Required Function: Enable WDT reset function and select WDT period to 62ms

Assembly Code Example:
<pre> ORL   PCON1,#(WDTF)           ; Clear WDTF flag (write "1") MOV   WDTCR,#(WREN   CLRW   PS1) ; Enable WDT reset function and set WDT period to 62ms  ORL   WDTCR,#(ENW)           ; Enable WDT counter, WDT running         </pre>
C Code Example:
<pre> PCON1  = WDTF;           // Clear WDTF flag (write "1") WDTCR = WREN   CLRW   PS1; // Enable WDT reset function and set WDT period to 62ms  WDTCR  = ENW;           // Enable WDT counter, WDT running.         </pre>

(4). Required Function: Enable protected write for WDTCR

Assembly Code Example:
<pre> ORL   PCON1,#(WDTF)           ; Clear WDTF flag (write "1") MOV   WDTCR,#(ENW   CLRW   PS2) ; Enable WDT counter and set WDT period to 248ms  MOV   IFADRL,#(SPCON0)       ; Index Page-P address to SPCON0         </pre>

## MG82FG5B32/16/08

```
CALL  _page_p_sfr_read      ; Read SPCON0 data

ORL   IFD,#(WRCTL)         ; Enable protected write for WDTCR
CALL  _page_p_sfr_write     ; Write data to SPCON0

MOV   IFD,WDTCR            ; Read WDTCR data
ORL   IFD,#(CLRW)         ; Enable CLRW

MOV   IFADRL,#(WDTCR_P)    ; Index Page-P address to WDTCR_P
CALL  _page_p_sfr_write     ; Write data to WDTCR to clear WDT counter
```

### C Code Example:

```
PCON1 |= WDTF;           // Clear WDTF flag (write "1")
WDTCR = ENW | CLRW | PS2; // Enable WDT counter and set WDT period to 248ms

IFADRL = SPCON0;         // Index Page-P address to SPCON0
page_p_sfr_read();      // Read SPCON0 data

IFD |= WRCTL;           // Enable protected write for WDTCR
page_p_sfr_write();     // Write data to SPCON0

IFD = WDTCR;            // Read WDTCR data
IFD |= CLRW;           // Enable CLRW

IFADRL = WDTCR_P;       // Index Page-P address to WDTCR_P
page_p_sfr_write();     // Write data to WDTCR to clear WDT counter
```

## 11. Real-Time-Clock(RTC)/System-Timer


### 11.1. RTC Structure

The **MG82FG5BXX** has a simple Real-Time clock that allows a user to continue running an accurate timer while the rest of the device is powered-down. The Real-Time clock can be a wake-up or an interrupt source. The Real-Time clock is a 21-bit up counter comprised of a 14/15-bit prescaler and a 6-bit loadable up counter. When it overflows, the counter will be reloaded again and the RTCF flag will be set. The clock source for this prescaler can be either the system clock (SYSCLK) or the XTAL oscillator, provided that the XTAL oscillator is not being used as the system clock. Figure 11–1 shows the RTC structure in **MG82FG5BXX**.

The 32.768KHz crystal for the RTC module input will provide a programmable overflow period for 0.5S to 64S. The counter also provides a timer function with the clock derived from SYSCLK/12 or SYSCLK/2<sup>15</sup> for a short timer function or a long system timer function. The maximum overflow period for the system timer function is SYSCLK/2<sup>21</sup>.

If the XTAL oscillator is used as the system clock, then the RTC still uses P6.0 input as its clock source. Only power-on reset will reset the Real-Time clock and its associated SFRs to the default state.

Figure 11–1. Real-Time-Clock Counter



### 11.2. RTC Register

#### RTCCR: Real-Time-Clock Control Register

SFR Page = 0~ F & P

SFR Address = 0xBE

POR = 0011-1111

7	6	5	4	3	2	1	0
RTCE	RTCOE	RTCRL.5	RTCRL.4	RTCRL.3	RTCRL.2	RTCRL.1	RTCRL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: RTCE, RTC Enable.

0: Stop RTC Counter, RTCCT.

1: Enable RTC Counter and set RTCF when RTCCT overflows. When RTCE is set, CPU can not access RTCTM. RTCTM must be accessed in RTCE cleared.

Bit 6: RTCOE, RTC Output Enabled. The frequency of RTCKO is (RTC overflow rate)/2.

0: Disable the RTCKO output.

1: Enable the RTCKO output on P4.5.

Bit 5~0: RTCR[5:0], RTC counter reload value register. This register is accessed by CPU and the content in the register is reloaded to RTCCT when RTCCT overflows.

# MG82FG5B32/16/08

## RTCTM: Real-Time-Clock Timer Register

SFR Page = 0~ F

SFR Address = 0xB6

POR = 0111-1111

7	6	5	4	3	2	1	0
RTCCS.1	RTCCS.0	RTCCT.5	RTCCT.4	RTCCT.3	RTCCT.2	RTCCT.1	RTCCT.0
R/W							

Bit 7~6: RTCCS.1~0, RTC Clock Selection. Default is "01".

RTCCS[1:0]	Clock Source	RTC Interrupt Duration	Min. Step
0 0	P6.0/2 <sup>14</sup>	0.5S ~ 32S when P6.0 = 32768Hz	0.5S
0 1	P6.0/2 <sup>15</sup>	1S ~ 64S when P6.0 = 32768Hz	1S
1 0	SYSClk/12	1us ~ 64us when SYSClk = 12MHz	1us
1 1	SYSClk/2 <sup>15</sup>	2.73ms ~ 174.72ms when SYSClk = 12MHz	2.73ms

Bit 5~0: RTCCT[5:0], RTC counter register. It is a counter for RTC function or System Timer function by different clock source selection on RTCCS[1:0]. When the counter overflows, it sets the RTCF flag which shares the system flag interrupt when RTCFIE is enabled. The maximum RTC overflow period is 64 seconds.

## PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-x000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

## SFIE: System Flag Interrupt Enable Register

SFR Page = 0~F

SFR Address = 0x8E

POR = 0110-x000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	--	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

0: Disable RTCF interrupt.

1: Enable RTCF interrupt. If enabled, RTCF will wake up CPU in Idle mode or power-down mode.

### 11.3. RTC Sample Code

(1). Required Function: Enable XTAL 32.768KHz oscillation for RTC application

Assembly Code Example:	
<pre> MOV   IFADRL,#(CKCON2)      ; Index Page-P address to CKCON2 CALL  _page_p_sfr_read      ; Read CKCON2 data  ANL   IFD,#~(XTGS1   XTGS0) ; Set XTAL to low gain for 32.768KHz ORL   IFD,#(XTALE)         ; Enable XTAL oscillating CALL  _page_p_sfr_write     ; Write data to CKCON2  check_XTOR_0:                ; Check XTAL oscillating ready MOV   A,CKCON1 JNB   ACC.7,check_XTOR_0    ; Waiting for XTOR(CKCON1.7) true </pre>	
C Code Example:	
<pre> IFADRL = CKCON2;           // Index Page-P address to CKCON2 page_p_sfr_read();        // Read CKCON2 data  IFD &amp;= ~( XTGS1   XTGS0 ); // Set XTAL to low gain for 32.768KHz IFD  = XTALE;             // Enable XTAL oscillating page_p_sfr_write();       // Write data to CKCON2  while(CKCON1&amp;XTOR == 0x00); // Check XTAL oscillating ready // Waiting for XTOR(CKCON1.7) true </pre>	

(2) Required function: Enable system timer interrupt with 174.72ms duration (when SYSCLK = IHRCO = 12MHz in default)

Assembly Code Example:	
<pre> ORG   0005Bh SystemFlag_ISR: ORL   PCON1,#(RTCF)        ; Clear RTC flag (write "1") RETI  main: ORL   PCON1,#(RTCF)        ; Clear RTC flag (write "1")  MOV   RTCTM,#(RTCCS1   RTCCS0) ; Select SYSCLK/2^15 for RTC counter clock source // RTCCT[5:0] = 0 for 174.72ms duration  MOV   RTCCR,#(RTCE)        ; Set RTC reload count, RTCRL[5:0] = 0 for 174.72ms duration // Enable RTC counter  ORL   SFIE,#(RTCFIE)       ; Enable RTC interrupt ORL   EIE1,#(ESF)          ; Enable SystemFlag interrupt SETB  EA                   ; Enable global interrupt </pre>	
C Code Example:	
<pre> void SystemFlag_ISR (void) interrupt 11 {     PCON1  = RTCF;          // Clear RTC flag (write "1") }  void main (void) {     PCON1  = RTCF;          // Clear RTC flag (write "1")      RTCTM = RTCCS1   RTCCS0; // Select SYSCLK/2^15 for RTC counter clock source // RTCCT[5:0] = 0 for 174.72ms duration     RTCCR = RTCE;          // Set RTC reload count, RTCRL[5:0] = 0 for 174.72ms duration } </pre>	

## MG82FG5B32/16/08

```
                // Enable RTC counter

SFIE |= RTCFIE;           // Enable RTC interrupt
EIE1 |= ESF;              // Enable SystemFlag interrupt
EA = 1;                  // Enable global interrupt
}
```

### (3). Required Function: Enable RTCKO to output SYSCLK/12/2

#### Assembly Code Example:

```
ORL   P4M0,#20H           ; Set RTCKO (P4.5) to push-pull output mode
MOV   RTCTM,#0BFH        ; RTC Clock select SYSCLK/12 and set RTCCT[5:0] = 3Fh
MOV   RTCCR,#03FH        ; Set RTCRL[5:0] = 3Fh
ORL   RTCCR,#(RTCE|RTCOE) ; Enable RTC counter and RTCKO output
```

#### C Code Example:

```
P4M0 |= 0x20;           // Set RTCKO (P4.5) to push-pull output mode
RTCTM = 0xBF;          // RTC Clock select SYSCLK/12 and set RTCCT[5:0] = 3Fh
RTCCR |= 0x3F;         // Set RTCRL[5:0] = 3Fh
RTCCR |= (RTCE | RTCOE); // Enable RTC counter and RTCKO output
```

## 12. System Reset


During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector, 0000H, or ISP start address by OR setting. The **MG82FG5BXX** has seven sources of reset: power-on reset, external reset, software reset, illegal address reset, brown-out reset 0, brown-out reset 1 and WDT reset. [Figure 12-1](#) shows the system reset source in **MG82FG5BXX**.

The following sections describe the reset happened source and corresponding control registers and indicating flags.

### 12.1. Reset Source

[Figure 12-1](#) presents the reset systems in the **MG82FG5BXX** and all of its reset sources.

Figure 12-1. System Reset Source



# MG82FG5B32/16/08

## 12.2. Power-On Reset

Power-on reset (POR) is used to internally reset the CPU during power-up. The CPU will keep in reset state and will not start to work until the VDD power rises above the voltage of Power-On Reset. And, the reset state is activated again whenever the VDD power falls below the POR voltage. During a power cycle, VDD must fall below the POR voltage before power is reapplied in order to ensure a power-on reset

### PCON0: Power Control Register 0

SFR Page = 0~F & P

SFR Address = 0x87

POR = 0001-0000, RESET = 000X-0000

7	6	5	4	3	2	1	0
SMOD1	SMOD0	GF	<b>POF0</b>	GF1	GF0	PD	IDL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: POF0, Power-On Flag 0.

0: The flag must be cleared by software to recognize next reset type.

1: Set by hardware when VDD rises from 0 to its nominal voltage. POF0 can also be set by software.

The Power-on Flag, POF0, is set to "1" by hardware during power up or when VDD power drops below the POR voltage. It can be clear by firmware and is not affected by any warm reset such as external reset, Brown-Out reset, software reset (ISPCR.5) and WDT reset. It helps users to check if the CPU starts up from power up. Note that the POF0 must be cleared by firmware.

## 12.3. External Reset

A reset is accomplished by holding the RESET pin HIGH for at least 24 oscillator periods while the oscillator is running. To ensure a reliable power-up reset, the hardware reset from RST pin is necessary.

### PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-X000

7	6	5	4	3	2	1	0
SWRF	<b>EXRF</b>	MCDF	RTCF	--	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware if an External Reset occurs. Writing "1" on this bit will clear EXRF.

## 12.4. Software Reset

Software can trigger the CPU to restart by software reset, writing "1" on SWRST (ISPCR.5), and set the SWRF flag (PCON1.7). SWBS decides the CPU is boot from ISP or AP region after the reset action

### ISPCR: ISP Control Register

SFR Page = 0~F

SFR Address = 0xE7

RESET = 0000-XXXX

7	6	5	4	3	2	1	0
ISPEN	<b>SWBS</b>	<b>SWRST</b>	CFAIL	0	0	0	0
R/W	R/W	R/W	R/W	W	W	W	W

Bit 6: SWBS, software boot selection control.

0: Boot from AP-memory after reset.

1: Boot from ISP memory after reset.

Bit 5: SWRST, software reset trigger control.

0: Write "0" is no operation

1: Write "1" to generate software system reset. It will be cleared by hardware automatically.

**PCON1: Power Control Register 1**

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-X000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware if a Software Reset occurs. Writing "1" on this bit will clear SWRF.

**12.5. Brown-Out Reset**

In **MG82FG5BXX**, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. BOD0 services the fixed detection level at VDD=1.7V. BOD1 detects the VDD level by software selecting 4.2V, 3.7V, 2.4V or 2.0V. If VDD power drops below BOD0 or BOD1 monitor level. Associated flag, BOF0 and BOF1, is set. If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred. If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

**PCON1: Power Control Register 1**

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-X000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	--	<b>BOF1</b>	<b>BOF0</b>	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 2: BOF1, BOF1 (Reset) Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when VDD meets BOD1 monitored level. Writing "1" on this bit will clear BOF1.

If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

Bit 1: BOF0, BOF0 (Reset) Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when VDD meets BOD0 monitored level. Writing "1" on this bit will clear BOF0.

If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred.

**12.6. WDT Reset**

When WDT is enabled to start the counter, WDTF will be set by WDT overflow. If WREN (WDTCR.7) is enabled, the WDT overflow will trigger a system reset that causes CPU to restart. Software can read the WDTF to recognize the WDT reset occurred.

**PCON1: Power Control Register 1**

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-x000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	--	BOF1	BOF0	<b>WDTF</b>
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 0: WDTF, WDT Overflow/Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when WDT overflows. Writing "1" on this bit will clear WDTF. If WREN

(WDTCR.7) is set, WDTF indicates a WDT Reset occurred.

## 12.7. MCD Reset

When XTAL is selected to MCU clock source by software, MCDF will be set and trigger a system reset by XTAL input signal lost. After MCD triggered system reset, the MCU clock source will be switched to IHRCO. In default, the MCD event will trigger a system reset. If user won't apply this function, clear MCDRE to disable the reset function.

### PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-X000

7	6	5	4	3	2	1	0
SWRF	EXRF	<b>MCDF</b>	RTCF	--	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event on external crystal oscillating input. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again.

### SFIE: System Flag Interrupt Enable Register

SFR Page = 0~F

SFR Address = 0x8E

POR = x110-x000

7	6	5	4	3	2	1	0
SIDFIE	<b>MCDRE</b>	<b>MCDFIE</b>	RTCFIE	GF	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset. Default is enabled.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: **Enable MCD module and enable MCDF interrupt.** Default is enabled.

## 12.8. Illegal Address Reset

In **MG82FG5BXX**, if software program runs to illegal address such as over program ROM limitation, it triggers a RESET to CPU.

## 12.9. Reset Sample Code

(1) Required function: Trigger a software reset

Assembly Code Example:	
ORL	ISPCR,#SWRST ; Trigger Software Reset
C Code Example:	
ISPCR  = SWRST;	// Trigger Software Reset

(2). Required Function: Enable BOD0 reset

Assembly Code Example:	
MOV	IFADRL,#PCON2 ; Index Page-P address to PCON2
CALL	_page_p_sfr_read ; Read PCON2 data
ORL	IFD,#BO0RE ; Enable BOD0 reset function
CALL	_page_p_sfr_write ; Write data to PCON2
C Code Example:	
IFADRL = PCON2;	// Index Page-P address to PCON2
page_p_sfr_read();	// Read PCON2 data
IFD  = BO0RE;	// Enable BOD0 reset function
page_p_sfr_write();	// Write data to PCON2

## 13. Power Management

The **MG82FG5BXX** supports two power monitor modules, Brown-Out Detector 0 (BOD0) and Brown-Out Detector 1 (BOD1), and 6 power-reducing modes: Idle mode, Power-down mode, Slow mode, Sub-Clock mode, Watch mode and Monitor mode.

BOD0 and BOD1 report the chip power status on the flags, BOF0 and BOF1, which provide the capability to interrupt CPU or to reset CPU by software configured. The six power-reducing modes provide the different power-saving scheme for chip application. These modes are accessed through the CKCON0, CKCON2, PCON0, PCON1, PCON2, PCON3 and WDTCSR register.


### 13.1. Brown-Out Detector

In **MG82FG5BXX**, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. **Figure 13–1** shows the functional diagram of BOD0 and BOD1. BOD0 services the fixed detection level at VDD=2.2V and BOD1 detects the software selection levels (4.2V/3.7V/2.4V/2.0V) on VDD. Associated flag, BOF0 (PCON1.1), is set when BOD0 meets the detection level. If both of ESF (EIE1.3) and BOF0IE (SFIE.1) are enabled, a set BOF0 will generate a system flag interrupt. It can interrupt CPU either CPU in normal mode or idle mode. The BOD1 has the same flag function, BOF1, and same interrupt function. The BOD1 interrupt also wakes up CPU in power down mode if AWBOD1 (PCON2.7) is enabled.

If BO0RE (PCON2.1) is enabled, the BOD0 event will trigger a system reset and set BOF0 to indicate a BOD0 Reset occurred. The BOD0 reset restart the CPU either CPU in normal mode or idle mode. BOD1 also has the same reset capability with associated control bit, BO1RE (PCON2.3). The BOD1 reset also restart CPU in power down mode if AWBOD1 (PCON2.7) is enabled in BOD1 reset operation.

To reduce power consumption, software may clear EBOD1 (PCON2.2) to disable BOD1 if the BOD1 is not applied in user application.

Figure 13–1. Brown-Out Detector 0/1



## 13.2. Power Saving Mode

### 13.2.1. Slow Mode

The alternative way to save the operating power is to slow the MCU's operating speed by programming SCKS2~SCKS0 bits (in CKCON0 register, see Section "9 System Clock") to a non-0/0/0 value. The user should examine which program segments are suitable for lower operating speed. In principle, the lower operating speed should not affect the system's normal function. Then, restore its normal speed in the other program segments.

### 13.2.2. Sub-Clock Mode

The alternative way to slow down the MCU's operating speed by programming OSCS1~0 to select the ILRCO for system clock. The 32KHz ILRCO provides the ultra-low speed and low power operation for the MCU. User can also put the MCU speed down to 250Hz (slowest) by programming additional bits SCKS2~SCKS0 (in CKCON0 register, see Section "9 System Clock").

### 13.2.3. RTC Mode

The **MG82FG5BXX** has a simple RTC module that allows the user to continue running an accurate timer while the rest of the device is powered-down. In RTC mode, the RTC module behaves as a "Clock" function and can be a wake-up source from chip power down by RTC overflow rate. Please refer Section "11 Real-Time-Clock(RTC)/System-Timer" for more detail information.

### 13.2.4. Watch Mode

If Watch-Dog-Timer is enabled and NSW is set, Watch-Dog-Timer will keep running in power down mode to support an auto-wakeup function, which named Watch Mode in **MG82FG5BXX**. When WDT overflows, WDTF is set and wakeup CPU from interrupt or system reset by software configured. The maximum wakeup period is about 2 seconds that is defined by WDT pre-scaler. Please refer Section "10 Watch Dog Timer (WDT)" and Section "15 Interrupt" for more detail information.

### 13.2.5. Monitor Mode

If AWBOD1 (PCON3.3) is set, BOD1 will keep VDD monitor in power down mode. It is the Monitor Mode in **MG82FG5BXX**. When BOD1 meets the detection level, set BOF1 and wakeup CPU from interrupt or system reset by software configured. Please refer Section "13.1 Brown-Out Detector" and Section "15 Interrupt" for more detail information.

### 13.2.6. Idle Mode

Setting the IDL bit in PCON enters idle mode. Idle mode halts the internal CPU clock. The CPU state is preserved in its entirety, including the RAM, stack pointer, program counter, program status word, and accumulator. The Port pins hold the logical states when Idle was activated. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. Timer 0, Timer 1, Timer 2, nINT0~nINT3, UART0, UART1, SPI, TWI0, TWI1, KBI, ADC, SID, RTC, BOD0 and BOD1 will continue to function during Idle mode. PCA Timer and WDT are conditional enabled during Idle mode to wake up CPU. Any enabled interrupt source or reset may terminate Idle mode. When exiting Idle mode with an interrupt, the interrupt will immediately be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

The ADC input channels must be set to "Analog Input Only" in P1AIO SFR when MCU is in idle mode or power-down mode.

### 13.2.7. Power-down Mode

Setting the PD bit in PCON0 enters Power-down mode. Power-down mode stops the oscillator and powers down the Flash memory in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-down. During Power-down the power supply voltage may be reduced to the RAM keep-alive voltage. The RAM contents will be retained; however, the SFR contents are not guaranteed once VDD has been reduced.


# MG82FG5B32/16/08

Power-down may be exit by external reset, power-on reset, enabled external interrupts, enabled KBI, enabled RTC (RTC mode), enabled BOD1 (monitor mode) or enabled Non-Stop WDT (watch mode).

The user should not attempt to enter (or re-enter) the power-down mode for a minimum of 4  $\mu$ s until one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode. To ensure minimum power consumption in power down mode, software must confirm all I/O not in floating state, including the port I/Os un-appearance on package pins.

Figure 13–2 shows the wakeup mechanism of power-down mode in **MG82FG5BXX**.

Figure 13–2. Wakeup structure of Power Down mode



### 13.2.8. Interrupt Recovery from Power-down

Four external interrupts may be configured to terminate Power-down mode. External interrupts nINT0, nINT1, nINT2 and nINT3 may be used to exit Power-down. To wake up by external interrupt nINT0, nINT1, nINT2 or nINT3, the interrupt must be enabled and configured for level-sensitive operation. If the enabled external interrupts are configured to edge-sensitive operation (Falling or Rising), they will be **forced** to level-sensitive operation (Low level or High level) by hardware in power-down mode.

When terminating Power-down by an interrupt, the wake up period is internally timed. At the falling edge on the interrupt pin, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate and the CPU will not resume execution until the timer counter has been full. After the timeout period, the interrupt service routine will begin. To prevent the interrupt from re-triggering, the ISR should disable the interrupt before returning. The interrupt pin should be held low until the device has timed out and begun executing.

### 13.2.9. Reset Recovery from Power-down

Wakeup from Power-down through an external reset is similar to the interrupt. At the rising edge of RST, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until the timer counter has been full. The RST pin must be held high for longer than the timeout period to ensure that the device is reset properly. The device will begin executing once RST is brought low.

It should be noted that when idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin within the period of the Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

### 13.2.10. KBI wakeup Recovery from Power-down

The Keypad Interrupt of **MG82FG5BXX**, KBI2.7 ~ KBI 2.0 have wakeup CPU capability that are enabled by the control registers in KBI module. OR software can configure the P1KBIH on AUXR1.7 to swap high nibble KBI function on Port 1 and configure the P3KBIL on AUXR1.6 to swap low nibble KBI function on Port 3. Please refer Section “[28 Auxiliary SFRs](#)” for more detailed AUXR1 information.

Wakeup from Power-down through an enabled wakeup KBI is same to the interrupt. At the matched condition of enabled KBI pattern and enabled KBI interrupt (EIE1.5, EKB), Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. After the timeout period, CPU will meet a KBI interrupt and execute the interrupt service routine.

## 13.2.11. Fast wake-up for XTAL mode

Normally the settle time of the external crystal is 0.6ms ~ 2ms (depends on the applications). The MCU stable time is 200us and is fast then crystal. It can be used to speed up the wake-up time for XTAL mode. Under XTAL mode, user can switch the OSCin from XTAL to IHRCO before the system go into Power Down Mode.

### How to Program with Fast wake-up function for XTAL mode

- Set IHRCOE(CKCON2.4) to “1” to enable IHRCO.
- delay 32us to wait IHRCO working stable
- Program OSCS[1:0](CKCON2.1~0) to “00” to select IHRCO as clock source
- NOP x 10
- Set XTALE (CKCON2.5) to “0” to disable external crystal oscillating circuit.
- MCU enter power down
- .....
- MCU wake up
- Set XTALE (CKCON2.5) to “1” to enable external crystal oscillating circuit.
- Poll XTOR (CKCON1.7) to “1” to wait external crystal oscillating ready.
- Program OSCS[1:0] (CKCON2.1~0) to “01” to select XTAL as clock source
- NOP x 10
- Set IHRCOE(CKCON2.4) to “0” to disable IHRCO.
- Continue program execution.....

## 13.2.12. Wake-up with clock from CKM

When enable CKM circuit, it needs 100us to output stable frequency, within this uncertain frequency period, the input of the MCK needs to keep MCKS on OSCin to guarantee system’s satiability. Please reference the following procedure:

### How to Program to Support wake-up with clock from CKM

- Program MCKS[1:0] (CKCON2.3~2) to “00” to select non-CKM output as clock source
- MCU enters power down
- .....
- MCU wakes up
- delay 100us to wait CKM working stable.
- Modify MCKS[1:0] (CKCON2.3~2) to select CKM output as clock source
- Continue program execution.....

### 13.3. Power Control Register

#### PCON0: Power Control Register 0

SFR Page = 0~F & P

SFR Address = 0x87

POR = 0001-0000, RESET = 000X-0000

7	6	5	4	3	2	1	0
SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: POF0, Power-On Flag 0.

0: This bit must be cleared by software writing “0” to it.

1: This bit is set by hardware if a Power-On Reset occurs.

Bit 1: PD, Power-Down control bit.

0: This bit could be cleared by CPU or any exited power-down event.

1: Setting this bit activates power down operation.

Bit 0: IDL, Idle mode control bit.

0: This bit could be cleared by CPU or any exited Idle mode event.

1: Setting this bit activates idle mode operation.

#### PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0000-X000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing “1” to it.

1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing “1” to it.

1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing “1” on it. Software writing “0” is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event on external crystal oscillating input. Writing “1” on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again.

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing “1” on it. Software writing “0” is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing “1” on this bit will clear RTCF.

Bit 3: Reserved. Software must write “0” on this bit when PCON1 is written.

Bit 2: BOF1, Brown-Out Detection flag 1.

0: This bit must be cleared by software writing “1” to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

0: This bit must be cleared by software writing “1” to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (2.2V).

## MG82FG5B32/16/08

---

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing “1” to it.

1: This bit is set by hardware if a WDT overflow occurs.

### PCON2: Power Control Register 2

SFR Page = P Only

SFR Address = 0x44

POR = 0011-0101

7	6	5	4	3	2	1	0
AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1
R/W	W	R/W	R/W	R/W	R/W	R/W	W

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write “0” on this bit when PCON2 is written.

Bit 5~4: BO1S[1:0]. Brown-Out detector 1 monitored level Selection.

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

Bit 3: BO1RE, BOD1 Reset Enabled.

0: Disable BOD1 to trigger a system reset when BOF1 is set.

1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

0: Disable BOD1 to slow down the chip power consumption.

1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BO0RE, BOD0 Reset Enabled.

0: Disable BOD0 to trigger a system reset when BOF0 is set.

1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 2.2V).

Bit 0: Reserved. Software must write “1” on this bit when PCON2 is written.

### 13.4. Power Control Sample Code

(1) Required function: Select Slow mode with OSCin/128 (default is OSCin)

Assembly Code Example:
<pre>ORL  CKCON0,#(SCKSO   SCKS1   SCKS2) ; OSCin/128</pre>
C Code Example:
<pre>CKCON0  = (SCKS2   SCKS1   SCKSO); // Select system clock divider to OSCin/128.</pre>

(2) Required function: Select Sub-Clock mode with OSCin ( OSCin=32KHz)

Assembly Code Example:
<pre>MOV  IFADRL,#CKCON2      ; Index Page-P address to CKCON2 CALL  _page_p_sfr_read    ; Read CKCON2 data  ANL  IFD,#~(OSCS1 OSCS0) ; Switch OSCin source to ILRCO ORL  IFD,#OSCS1 CALL  _page_p_sfr_write   ; Write data to CKCON2  ANL  IFD,#~(IHRCOE XTALE) ; Disable IHRCO &amp; XTAL CALL  _page_p_sfr_write   ; Write data to CKCON2  MOV  A,CKCON0            ; Select system clock = OSCin ANL  A,#~(SCKS2 SCKS1 SCKSO) ORL  A,#SCKSO MOV  CKCON0,A</pre>
C Code Example:
<pre>IFADRL = CKCON2;           // Index Page-P address to CKCON2 page_p_sfr_read();        // Read CKCON2 data  IFD &amp;= ~(OSCS1   OSCS0);   // Switch OSCin source to ILRCO IFD  = OSCS1; page_p_sfr_write();       // Write data to CKCON2  IFD = IFD &amp; ~(IHRCOE XTALE); // Disable IHRCO &amp; XTAL page_p_sfr_write();       // Write data to CKCON2  ACC = CKCON0;             // Select system clock = OSCin ACC &amp;= ~(SCKS2   SCKS1   SCKSO); ACC  = SCKSO; CKCON0 = ACC;</pre>

(3). Required Function: Switch MCU running with 32.768KHz XTAL mode

Assembly Code Example:
<pre>MOV  IFADRL,#CKCON2      ; Index Page-P address to CKCON2 CALL  _page_p_sfr_read    ; Read CKCON2 data  ANL  IFD,#~(XTGS1 XTGS0) ; Set XTAL to low gain for 32.768KHz ORL  IFD,#(XTALE)        ; Enable XTAL oscillating CALL  _page_p_sfr_write   ; Write data to CKCON2  check_XTOR_0:             ; Check XTAL oscillating ready MOV  A, CKCON 1 JNB  ACC.7,check_XTOR_0  ; Waiting for XTOR(CKCON1.7) true  ANL  IFD,#~(OSCS1 OSCS0) ; Switch OSCin source to XTAL 32.768KHz ORL  IFD,#OSCS0 CALL  _page_p_sfr_write   ; Write data to CKCON2</pre>

## MG82FG5B32/16/08

```
ANL  IFD,#~(IHRCOE)          ; Disable IHRCO
CALL  _page_p_sfr_write       ; Write data to CKCON2

ANL  CKCON0,#~(SCK2|SCK1|SCK0) ; SYSCLK = OSCin/1 = 32.768KHz
```

### C Code Example:

```
IFADRL = CKCON2;           // Index Page-P address to CKCON2
page_p_sfr_read();        // Read CKCON2 data

IFD &= ~( XTGS1 | XTGS0 ); // Set XTAL to low gain for 32.768KHz
IFD |= XTALE;             // Enable XTAL oscillating
page_p_sfr_write();       // Write data to CKCON2

while(CKCON1&XTOR == 0x00) ; // Check XTAL oscillating ready
// Waiting for XTOR(CKCON1.7) true

IFD &= ~(OSCS1 | OSCS0);   // Switch OSCin source to XTAL.
IFD |= OSCS0;
page_p_sfr_write ();      // Write data to CKCON2

IFD &= ~IHRCOE;           // Disable IHRCO if MCU is switched from IHRCO
page_p_sfr_write();       // Write data to CKCON2.

CKCON0 &= ~(SCK2 | SCK1 | SCK0); // SYSCLK = OSCin/1 = 32.768KHz
```

### (4). Required Function: Enter Watch mode with 2S wake-up duration

#### Assembly Code Example:

```
ORG 0005Bh
SystemFlag_ISR:
    ORL  PCON1,#(WDTF)      ; Clear WDT flag (write "1")
    RETI

main:
    ORL  PCON1,#WDTF       ; Clear WDTF flag (write "1")
    ORL  WDTCR,#(NSW|ENW|PS2|PS1|PS0)
                                ;Enable WDT and NSW (for watch mode)
                                ;Set PS[2:0] = 7 to select WDT period for 1.984s

    ORL  SFIE,#WDTFIE     ; Enable WDT interrupt
    ORL  EIE1,#ESF        ; Enable System Flag interrupt
    SETB EA                ; Enable Global interrupt

    ORL  PCON0,#PD        ; Set MCU to power down

; MCU wait for wake-up
```

#### C Code Example:

```
void SystemFlag_ISR (void) interrupt 11
{
    PCON1 |= WDTF;          // Clear WDT flag (write "1")
}

void main (void)
{
    PCON1 |= WDTF;          // Clear WDT flag (write "1")
    WDTCR |= (NSW | ENW | PS2 | PS1 | PS0); // Enable WDT and NSW (for watch mode)
// Set PS[2:0] = 7 to select WDT period for 1.984s

    SFIE |= WDTFIE;        // Enable WDT interrupt
    EIE1 |= ESF;           // Enable System Flag interrupt
    EA = 1;                // Enable global interrupt

    PCON0 |= PD;           // Set MCU to power down
```

```
// MCU wait for wake-up
}
```

(5). Required Function: Monitor Mode

Assembly Code Example:

```
ORG 0005Bh
SystemFlag_ISR:
  ORL PCON1,#(BOF0)      ; Clear BOD0 flag (write "1")
  RETI

main:
  MOV IFADRL,#PCON2      ; Index Page-P address to PCON2
  CALL _page_p_sfr_read   ; Read PCON2 data

  ORL IFD,#AWBOD0        ; Enable BOD0 operating in power-down mode
  CALL _page_p_sfr_write  ; Write data to PCON2

  ORL SFIE,#BOF0IE       ; Enable BOF0 interrupt
  ORL EIE1,#ESF          ; Enable SystemFlag interrupt
  SETB EA                ; Enable global interrupt

  ORL PCON0,#PD          ; Set MCU to power down

; MCU wait for wake-up
```

C Code Example:

```
void SystemFlag_ISR() interrupt 11
{
  PCON1 |= BOF0;          // Clear BOD0 flag (write "1")
}

void main()
{
  IFADRL = PCON2;         // Index Page-P address to PCON2
  page_p_sfr_read();      // Read PCON2 data

  IFD |= AWBOD0;         // Enable BOD0 operating in power-down mode
  page_p_sfr_write();     // Write data to PCON2

  SFIE |= BOF0IE;        // Enable BOD0 interrupt
  EIE1 |= ESF;           // Enable System Flag interrupt
  EA = 1;                // Enable global interrupt

  PCON0 |= PD;           // Set MCU to power down

// MCU wait for wake-up
}
```

## 14. Configurable I/O Ports

The **MG82FG5BXX** has following I/O ports: P1.0~P1.7, P2.0~P2.7, P3.0~P3.5, P4.0, P4.1, P4.4, P4.5, P4.7, P6.0 and P6.1. **RST** pin has a swapped function on **P4.7**. If select external crystal oscillator as system clock input, Port 6.0 and Port 6.1 are configured to XTAL2 and XTAL1. The exact number of I/O pins available depends upon the package types. See [Table 14–1](#).

Table 14–1. Number of I/O Pins Available

Package Type	I/O Pins	Number of I/O ports
32-pin LQFP	P1.0~P1.7, P2.0~P2.7, P3.0~P3.5, P4.0, P4.1, P4.4, P4.5, P4.7(RST), P6.0 (ECKI/XTAL2), P6.1 (XTAL1)	29 or 28 (RST selected) or 27 (RST & ECKI selected) or 26 (RST & XTAL selected)

### 14.1. IO Structure

The I/O operating modes are divided into two groups in **MG82FG5BXX**. The first group is only for Port 3 to support four configurations on I/O operating. These are: quasi-bidirectional (standard 8051 I/O port), push-pull output, input-only (high-impedance input) and open-drain output. The Port 3 default setting is quasi-bidirectional mode with weakly pull-up resistance.

All other general port pins belong to the second group. They can be programmed to two output modes, push-pull output and open-drain output with pull-up resistor control. The default setting of this group I/O is open-drain mode with output high, which means input mode with high impedance state.


Following sections describe the configuration of the all types I/O mode.

#### 14.1.1. Port 3 Quasi-Bidirectional IO Structure

Port 3 pins in quasi-bidirectional mode are similar to the standard 8051 port pins. A quasi-bidirectional port can be used as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin outputs low, it drives strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of the pull-ups, called the “very weak” pull-up, is turned on whenever the port register for the pin contains a logic “1”. This very weak pull-up sources a very small current that will pull the pin high if it is left floating. A second pull-up, called the “weak” pull-up, is turned on when the port register for the pin contains a logic “1” and the pin itself is also at a logic “1” level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by the external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to over-power the weak pull-up and pull the port pin below its input threshold voltage. The third pull-up is referred to as the “strong” pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port register changes from a logic “0” to a logic “1”. When this occurs, the strong pull-up turns on for one CPU clocks, quickly pulling the port pin high.

The quasi-bidirectional port configuration is shown in [Figure 14–1](#).  
 Figure 14–1. Port 3 Quasi-Bidirectional I/O




### 14.1.2. Port 3 Push-Pull Output Structure

The push-pull output configuration on Port 3 has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port register contains a logic “1”. The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The push-pull port configuration is shown in [Figure 14–2](#).


Figure 14–2. Port 3 Push-Pull Output



### 14.1.3. Port 3 Input-Only (High Impedance Input) Structure

The input-only configuration on Port 3 is an input without any pull-up resistors on the pin, as shown in [Figure 14–3](#).

Figure 14–3. Port 3 Input-Only




## 14.1.4. Port 3 Open-Drain Output Structure

The open-drain output configuration on Port 3 turns off all pull-ups and only drives the pull-down transistor of the port pin when the port register contains a logic "0". To use this configuration in application, a port pin must have an external pull-up, typically a resistor tied to VDD. The pull-down for this mode is the same as for the quasi-bidirectional mode. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The open-drain port configuration is shown in [Figure 14-4](#).

Figure 14-4. Port 3 Open-Drain Output




## 14.1.5. General Open-Drain Output Structure

The open-drain output configuration on general port pins only drives the pull-down transistor of the port pin when the Port Data register contains a logic "0". To use this configuration in application, a port pin can select an external pull-up, or an on-chip pull-up by software enabled in PUCON0 and PUCON1.

The general open-drain port configuration is shown in [Figure 14-5](#).

Figure 14-5. General Open-Drain Output




**14.1.6. General Push-Pull Output Structure**

The push-pull output configuration on general port pins has the same pull-down structure as the open-drain output modes, but provides a continuous strong pull-up when the port register contains a logic “1”. The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as open-drain mode.

The push-pull port configuration is shown in

Figure 14–6.

Figure 14–6. General Push-Pull Output



**14.1.7. General Port Input Configured**

A Port pin is configured as a digital input by setting its output mode to “Open-Drain” and writing a logic “1” to the associated bit in the Port Data register. For example, P1.1 is configured as a digital input by setting P1M0.1 to a logic 0 and P1.1 to a logic 1.

# MG82FG5B32/16/08

## 14.2. I/O Port Register

All I/O port pins on the **MG82FG5BXX** may be individually and independently configured by software to select its operating mode. Only Port 3 has four operating modes, as shown in [Table 14–2](#). Two mode registers select the output type for each port 3 pin.

Table 14–2. Port 3 Configuration Settings

P3M0.y	P3M1.y	Port Mode
0	0	Quasi-Bidirectional
0	1	Push-Pull Output
1	0	Input Only (High Impedance Input)
1	1	Open-Drain Output

Where y=0~5 (port pin). The registers P3M0 and P3M1 are listed in each port description.

Other general port pins support two operating modes, as shown in [Table 14–3](#). One mode register selects the output type for each port pin.

Table 14–3. General Port Configuration Settings

PxM0.y	Port Mode
0	Open-Drain Output / General Digital Input (Port Pin set to “1”)
1	Push-Pull Output

Where x= **1, 2, 4, 6** (port number), and y=0~7 (port pin). The registers PxM0 are listed in each port description.

### 14.2.1. Port 1 Register

#### **P1: Port 1 Register**

SFR Page = 0~F

SFR Address = 0x90

RESET = 1111-1111

7	6	5	4	3	2	1	0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W							

Bit 7~0: P1.7~P1.0 could be only set/cleared by CPU.

#### **P1M0: Port 1 Mode Register 0**

SFR Page = 0~F

SFR Address = 0x91

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0
R/W							

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

#### **P1AIO: Port 1 Analog Input Only**

SFR Page = 0~F

SFR Address = **0x92**

RESET = 0000-0000

7	6	5	4	3	2	1	0
P17AIO	P16AIO	P15AIO	P14AIO	P13AIO	P12AIO	P11AIO	P10AIO
R/W							

0: Port pin has digital and analog input capability.

1: Port pin only has analog input only for ADC input application. The corresponding Port PIN Register bit will always read as “0” when this bit is set.

### 14.2.2. Port 2 Register

**P2: Port 2 Register**

SFR Page = 0~F

SFR Address = 0xA0

RESET = 1111-1111

7	6	5	4	3	2	1	0
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W							

Bit 7~0: P2.7~P2.0 could be only set/cleared by CPU.

**P2M0: Port 2 Mode Register 0**

SFR Page = 0~F

SFR Address = 0x95

RESET = 0000-0000

7	6	5	4	3	2	1	0
P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0
R/W							

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

### 14.2.3. Port 3 Register

**P3: Port 3 Register**

SFR Page = 0~F

SFR Address = 0xB0

RESET = XX11-1111

7	6	5	4	3	2	1	0
--	--	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
W	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: Reserved. Software must write "1" on these bits when P3 is written.

Bit 5~0: P3.5~P3.0 could be only set/cleared by CPU.

**P3M0: Port 3 Mode Register 0**

SFR Page = 0~F

SFR Address = 0xB1

RESET = XX00-0000

7	6	5	4	3	2	1	0
--	--	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0
W	W	R/W	R/W	R/W	R/W	R/W	R/W

**P3M1: Port 3 Mode Register 1**

SFR Page = 0~F

SFR Address = 0xB2

RESET = XX00-0000

7	6	5	4	3	2	1	0
--	--	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0
W	W	R/W	R/W	R/W	R/W	R/W	R/W

## 14.2.4. Port 4 Register

### P4: Port 4 Register

SFR Page = 0~F

SFR Address = 0xE8

RESET = 1X11-XX11

7	6	5	4	3	2	1	0
P4.7	--	P4.5	P4.4	--	--	P4.1	P4.0
R/W	W	R/W	R/W	W	W	R/W	R/W

Bit 7, 5, 4, 1, 0: P4.7, P4.5, P4.4, P4.1 and P4.1 could be set/cleared by CPU.

Bit 6, 3, 2: Reserved. Software must write "1" on these bits when P4 is written.

### P4M0: Port 4 Mode Register 0

SFR Page = 0~F

SFR Address = 0xB3

RESET = 0X00-XX00

7	6	5	4	3	2	1	0
P4M0.7	0	P4M0.5	P4M0.4	0	0	P4M0.1	P4M0.0
R/W	W	R/W	R/W	W	W	R/W	R/W

Bit 7, 5, 4, 1, 0:

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

Bit 6, 3, 2: Reserved. Software must write "0" on these bits when P4M0 is written.

## 14.2.5. Port 6 Register

### P6: Port 6 Register

SFR Page = 0~F

SFR Address = 0xF8

RESET = XXXX-XX11

7	6	5	4	3	2	1	0
1	1	1	1	1	1	P6.1	P6.0
W	W	W	W	W	W	R/W	R/W

Bit 7~2: Reserved. Software must write "1" on these bits when P6 is written.

Bit 1~0: P6.1~P6.0 could be only set/cleared by CPU.

P6.1 and P6.0 have the alternated function for crystal oscillating circuit, XTAL1 and XTAL2.

### P6M0: Port 6 Mode Register 0

SFR Page = 1 only

SFR Address = 0xB5

RESET = XXXX-XX00

7	6	5	4	3	2	1	0
0	0	0	0	0	0	P6M0.1	P6M0.0
W	W	W	W	W	W	R/W	R/W

Bit 7~2: Reserved. Software must write "0" on these bits when P6M0 is written.

Bit 1~0:

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

14.2.6. Pull-Up Control Register

**PUCON0: Port Pull-up Control Register 0**

SFR Page = 0 only

SFR Address = 0xB4

RESET = 0000-00XX

7	6	5	4	3	2	1	0
P4PU1	P4PU0	P2PU1	P2PU0	P1PU1	P1PU0	--	--
R/W	R/W	R/W	R/W	R/W	R/W	W	W

Bit 7: Port 4 pull-up enable control on high nibble.

0: Disable the P4.7, P4.5, P4.4 pull-up resistor in open-drain output mode.

1: Enable the P4.7, P4.5, P4.4 pull-up resistor in open-drain output mode.

Bit 6: Port 4 pull-up enable control on low nibble.

0: Disable the P4.1, P4.0 pull-up resistor in open-drain output mode.

1: Enable the P4.1, P4.0 pull-up resistor in open-drain output mode.

Bit 5: Port 2 pull-up enable control on high nibble.

0: Disable the P2.7 ~ P2.4 pull-up resistor in open-drain output mode.

1: Enable the P2.7 ~ P2.4 pull-up resistor in open-drain output mode.

Bit 4: Port 2 pull-up enable control on low nibble.

0: Disable the P2.3 ~ P2.0 pull-up resistor in open-drain output mode.

1: Enable the P2.3 ~ P2.0 pull-up resistor in open-drain output mode.

Bit 3: Port 1 pull-up enable control on high nibble.

0: Disable the P1.7 ~ P1.4 pull-up resistor in open-drain output mode.

1: Enable the P1.7 ~ P1.4 pull-up resistor in open-drain output mode.

Bit 2: Port 1 pull-up enable control on low nibble.

0: Disable the P1.3 ~ P1.0 pull-up resistor in open-drain output mode.

1: Enable the P1.3 ~ P1.0 pull-up resistor in open-drain output mode.

Bit 1~0: Reserved. Software must write "0" on these bits when PUCON0 is written.

**PUCON1: Port Pull-up Control Register 1**

SFR Page = 1 only

SFR Address = 0xB4

RESET = XXXX-X0XX

7	6	5	4	3	2	1	0
0	0	0	0	0	P6PU0	0	0
W	W	W	W	W	R/W	W	W

Bit 7 ~ 3: Reserved. Software must write "0" on these bits when PUCON1 is written.

Bit 2: Port 6 pull-up enable control on low nibble.

0: Disable the P6.3 ~ P6.0 pull-up resistor in open-drain output mode.

1: Enable the P6.3 ~ P6.0 pull-up resistor in open-drain output mode.

Bit 1 ~ 0: Reserved. Software must write "0" on these bits when PUCON1 is written.

## 14.3. GPIO Port Sample Code

(1). Required Function: Set P1.0 to input mode with on-chip pull-up resistor enabled

Assembly Code Example:

```
ANL  P1M0,#~P1M00      ; Configure P1.0 to open drain mode
SETB P10                ; Set P1.0 data latch to "1" to enable input mode
ORL  PUCON0,#PU10      ; Enable the P1.3~P1.0 on-chip pull-up resistor
```

C Code Example:

```
P1M0 &= P1M00;          // Configure P1.0 to open drain mode
P10 = 1;                // Set P1.0 data latch to "1" to enable input mode
PUCON0 |= PU10;        // Enable the P1.3~P1.0 on-chip pull-up resistor
```

## 15. Interrupt

The **MG82FG5BXX** has **16** interrupt sources with a four-level interrupt structure. There are several SFRs associated with the four-level interrupt. They are the IE, IP0L, IP0H, EIE1, EIP1L, EIP1H, EIE2, EIP2L, EIP2H and XICON. The IP0H (Interrupt Priority 0 High), EIP1H (Extended Interrupt Priority 1 High) and EIP2H (Extended Interrupt Priority 2 High) registers make the four-level interrupt structure possible. The four priority level interrupt structure allows great flexibility in handling these interrupt sources.

### 15.1. Interrupt Structure

Table 15–1 lists all the interrupt sources. The ‘Request Bits’ are the interrupt flags that will generate an interrupt if it is enabled by setting the ‘Enable Bit’. Of course, the global enable bit EA (in IE0 register) should be set previously. The ‘Request Bits’ can be set or cleared by software as well as hardware. It means the interrupts can be generated by software or the pending interrupts can be cancelled by software. The ‘Priority Bits’ determine the priority level for each interrupt. The ‘Priority within Level’ is the polling sequence used to resolve simultaneous requests of the same priority level. The ‘Vector Address’ is the entry point of an interrupt service routine in the program memory.

Figure 15–1 shows the interrupt system. Each of these interrupts will be briefly described in the following sections.


Table 15–1. Interrupt Sources

Interrupt #	Source Name	Enable Bit	Request Bits	Priority Bits	Polling Priority	Vector Address
0	External Interrupt 0, nINT0	EX0	IE0	[ PX0H, PX0L ]	(Highest)	0003H
1	Timer 0	ET0	TF0	[ PT0H, PT0L ]	...	000Bh
2	External Interrupt 1, nINT1	EX1	IE1	[ PX1H, PX1L ]	...	0013H
3	Timer 1	ET1	TF1	[ PT1H, PT1L ]	...	001BH
4	Serial Port 0	ES0	RI0, TI0	[ PS0H, PS0L ]	...	0023H
5	Timer 2	ET2	TF2, EXF2	[ PT2H, PT2L ]	...	002Bh
6	External Interrupt 2, nINT2	EX2	IE2	[ PX2H, PX2L ]	...	0033H
7	External Interrupt 3, nINT3	EX3	IE3	[ PX3H, PX3L ]	...	003BH
8	SPI	ESPI	SPIF	[ PSPIH, PSPIL ]	...	0043H
9	ADC	EADC	ADCF	[ PADCH, PADCL ]	...	004Bh
10	PCA	EPCA	CF, CCF <sub>n</sub> (n=0~5)	[ PPCAH, PPCAL ]	...	0053H
11	System Flag	ESF	(Note 1)	[ PSFH, PSFL ]	...	005BH
12	Serial Port 1	ES1	RI1, TI1	[ PS1H, PS1L ]	...	0063H
13	Keypad Interrupt	EKB	KBIF	[ PKBH, PKBL ]	...	006BH
14	TWI0	ETWI0	SI	[ PTWI0H, PTWI0L ]	...	0073H
15	TWI1	ETWI1	SI1	[ PTWI1H, PTWI1L ]	(Lowest)	007BH

Note 1: The System Flag interrupt flags include: WDTF, BOF0, BOF1, RTCF and MCDF in PCON1, TI0 in S0CON, STAF and STOF in AUXR3.

# MG82FG5B32/16/08

Figure 15–1. Interrupt System



## 15.2. Interrupt Source

Table 15–2. Interrupt Source Flag

Interrupt #	Source Name	Request Bits	Bit Location
0	External Interrupt 0,nINT0	IE0	TCON.1
1	Timer 0	TF0	TCON.5
2	External Interrupt 1,nINT1	IE1	TCON.3
3	Timer 1	TF1	TCON.7
4	Serial Port 0	RI0, TI0	S0CON.0 S0CON.1
5	Timer 2	TF2, EXF2	T2CON.7 T2CON.6
6	External Interrupt 2,nINT2	IE2	XICON.1
7	External Interrupt 3,nINT3	IE3	XICON.5
8	SPI	SPIF	SPSTAT.7
9	ADC	ADCI	ADCON0.4
10	PCA	CF, CCFn (n=0~5)	CCON.7 CCON.5~0
11	System Flag	WDTF, BOF1, BOF0, RTCF, MCDF, STAF, STOF, (TI0)	PCON1.0 PCON1.1 PCON1.2 PCON1.4 PCON1.5 AUXR3.7 AUXR3.6 S0CON.1
12	Serial Port 1	RI1, TI1	S1CON.0 S1CON.1
13	Keypad Interrupt	KBIF	KBCON.0
14	TWI0	SI	SICON.3
15	TWI1	SI1	SI1CON.3

The external interrupt nINT0, nINT1, nINT2 and nINT3 can be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON, IT2 and IT3 in register XICON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON, IE2 and IE3 in XICON. When the interrupt is set to the transition-activated mode, the flag which is set by the external interrupt can be cleared by the on-chip hardware when the service vectored to the routine. Otherwise, the flag will be controlled by the request from external sources.

The Timer0 and Timer1 interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers in most cases. When a timer interrupt is generated, the flag can be cleared by the on-chip hardware when the service routine is vectored to.

The serial port 0 interrupt is generated by the logical OR of RI0 and TI0. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI0 and TI0 to determine which one to request service and it will be cleared by software.

The timer2 interrupt is generated by the logical OR of TF2 and EXF2. Just the same as serial port, neither of these flags is cleared by hardware when the service routine is vectored to.


SPI interrupt is generated by SPIF in SPSTAT, which is set after SPI engine finishes a SPI transfer. It will not be cleared by hardware when the service routine is vectored to.

The ADC interrupt is generated by ADCI in ADCON0. It will not be cleared by hardware when the service routine is vectored to.

The PCA interrupt is generated by the logical OR of CF, CCF5, CCF4, CCF3, CCF2, CCF1 and CCF0 in CCON. None of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll these flags to determine which one to request service and it will be cleared by software.

The System Flag interrupt is generated by MCDF, RTCF, BOF1, BOF0, WDTF, TI0, STAF and STOF. STAF and STOF are set by serial interface detection and stored in AUXR3. The Serial Port TI flag is optional to locate the interrupt vector shared with system flag interrupt which is enabled by UTIE set. The rest flags are stored in PCON1. MCDF is set by **MCD** activated. RTCF is set by RTC counter overflow. BOF1 and BOF0 are set by on chip Brownout-Detector (BOD1 and BOD0) met the low voltage event. WDTF is set by Watch-Dog-Timer overflow. These flags will not be cleared by hardware when the service routine is vectored to. [Figure 15–2](#) shows the system flag interrupt configuration.

Figure 15–2. System flag interrupt configuration



The serial port 1 interrupt is generated by the logical OR of R11 and T11. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll R11 and T11 to determine which one to request service and it will be cleared by software.

The keypad interrupt is generated by KBCON.KBIF, which is set by Keypad module meets the input pattern. It will not be cleared by hardware when the service routine is vectored to.

The TWI0 interrupt is generate by SI in SICON, which is set by TWI0 engine detecting a new bus state updated. It will not be cleared by hardware when the service routine is vectored to.

The TWI1 interrupt is generated by **SI1** in SI1CON, which is set by TWI1 engine detecting a new bus state updated. It will not be cleared by hardware when the service routine is vectored to.

All of the bits that generate interrupts can be set or cleared by software, which have the same result as hardware made. In other words, the software can generate the interrupts or cancel the pending interrupts.

### 15.3. Interrupt Enable

Table 15–3. Interrupt Enable

Interrupt #	Source Name	Enable Bit	Bit Location
0	External Interrupt 0,nINT0	EX0	IE.0
1	Timer 0	ET0	IE.1
2	External Interrupt 1,nINT1	EX1	IE.2
3	Timer 1	ET1	IE.3
4	Serial Port 0	ES0	IE.4
5	Timer 2	ET2	IE.5
6	External Interrupt 2,nINT2	EX2	XICON.2
7	External Interrupt 3,nINT3	EX3	XICON.3
8	SPI	ESPI	EIE1.0
9	ADC	EADC	EIE1.1
10	PCA	EPCA	EIE1.2
11	System Flag	ESF	EIE1.3
12	Serial Port 1	ES1	EIE1.4
13	Keypad Interrupt	EKB	EIE1.5
14	TWI0	ETWI0	EIE1.6
15	TWI1	ETWI1	EIE1.7

There are **16** interrupt sources available in **MG82FG5BXX**. Each of these interrupt sources can be individually enabled or disabled by setting or clearing an interrupt enable bit in the registers IE, EIE1 and XICON. IE also contains a global disable bit, EA, which can be cleared to disable all interrupts at once. If EA is set to ‘1’, the interrupts are individually enabled or disabled by their corresponding enable bits. If EA is cleared to ‘0’, all interrupts are disabled.

### 15.4. Interrupt Priority

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. The Priority Bits (see [Table 15–1](#)) determine the priority level of each interrupt. IP0L, IP0H, EIP1L and EIP1H are combined to 4-level priority interrupt. [Table 15–4](#) shows the bit values and priority levels associated with each combination.

Table 15–4. Interrupt Priority

{IPnH.x , IPnL.x}	Priority Level
11	1 (highest)
10	2
01	3
00	4

Each interrupt source has two corresponding bits to represent its priority. One is located in SFR named IPnH and the other in IPnL register. Higher-priority interrupt will not be interrupted by lower-priority interrupt request. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determine which request is serviced. [Table 15–2](#) shows the internal polling sequence in the same priority level and the interrupt vector address.

### 15.5. Interrupt Process

Each interrupt flag is sampled at every system clock cycle. The samples are polled during the next system clock. If one of the flags was in a set condition at first cycle, the second cycle (polling cycle) will find it and the interrupt system will generate a hardware LCALL to the appropriate service routine as long as it is not blocked by any of the following conditions.

Block conditions:

- An interrupt of equal or higher priority level is already in progress.
- The current cycle (polling cycle) is not the final cycle in the execution of the instruction in progress.
- The instruction in progress is RETI or any write to the IE, IP0L, IP0H, EIE1, EIP1L and EIP1H registers.


Any of these three conditions will block the generation of the hardware LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring into any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE, IP0L, IP0H, EIE1, EIP1L or EIP1H, then at least one or more instruction will be executed before any interrupt is vectored to.

### 15.6. nINTi Input Source Selection and Input Filter (i=0~3)

The **MG82FG5BXX** provides flexible nINT0, nINT1, nINT2 and nINT3 source selection on different port pin input which is shared with on-chip serial interface. That will support the additional remote wakeup function for communication peripheral in power-down mode. The nINTi inputs can be routed to the interface pin to catch port change and set them as an interrupt input event to wakeup MCU. INT0H (AUXR0.0), INT1H (AUXR0.1), INT2H (XICON.3) and INT3H (XICON.7) configure the port change detection level on low/falling or high/rising event. In MCU power-down mode, both of the falling edge or rising edge configurations of the external interrupts are forced to level-sensitive operation.

Each external interrupt input has a filter option by 3 SYSCLK recognized to enhance the noise immunity on external interrupt signal. **Figure 15-3** shows the external interrupts structure and filter behavior.

Figure 15-3. Configuration of nINTi port pin selection and Input Filter.



## 15.7. Interrupt Register

### **TCON: Timer/Counter Control Register**

SFR Page = 0~F

SFR Address = 0x88

RESET = 0000-0000

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W							

Bit 3: IE1, Interrupt 1 Edge flag.

0: Cleared when interrupt processed on if transition-activated.

1: Set by hardware when external interrupt 1 edge is detected (transmitted or level-activated).

Bit 2: IT1: Interrupt 1 Type control bit.

0: Cleared by software to specify low level triggered external interrupt 1. If INT1H (AUXR0.1) is set, this bit specifies high level triggered on nINT1.

1: Set by software to specify falling edge triggered external interrupt 1. If INT1H (AUXR0.1) is set, this bit specifies rising edge triggered on nINT1.

Bit 1: IE0, Interrupt 0 Edge flag.

0: Cleared when interrupt processed on if transition-activated.

1: Set by hardware when external interrupt 0 edge is detected (transmitted or level-activated).

Bit 0: IT0: Interrupt 0 Type control bit.

0: Cleared by software to specify low level triggered external interrupt 0. If INT0H (AUXR0.0) is set, this bit specifies high level triggered on nINT0.

1: Set by software to specify falling edge triggered external interrupt 0. If INT0H (AUXR0.0) is set, this bit specifies rising edge triggered on nINT0.

### **IE: Interrupt Enable Register**

SFR Page = 0~F

SFR Address = 0xA8

RESET = 0X00-0000

7	6	5	4	3	2	1	0
EA	0	ET2	ES0	ET1	EX1	ET0	EX0
R/W	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: EA, All interrupts enable register.

0: Global disables all interrupts.

1: Global enables all interrupts.

Bit 6: Reserved. Software must write "0" on this bit when IE is written.

Bit 5: ET2, Timer 2 interrupt enable register.

0: Disable Timer 2 interrupt.

1: Enable Timer 2 interrupt.

Bit 4: ES, Serial port 0 interrupt enable register.

0: Disable serial port 0 interrupt.

1: Enable serial port 0 interrupt.

Bit 3: ET1, Timer 1 interrupt enable register.

0: Disable Timer 1 interrupt.

1: Enable Timer 1 interrupt.

Bit 2: EX1, External interrupt 1 enable register.

0: Disable external interrupt 1.

1: Enable external interrupt 1.

Bit 1: ET0, Timer 0 interrupt enable register.

0: Disable Timer 0 interrupt.

1: Enable Timer 1 interrupt.

Bit 0: EX0, External interrupt 0 enable register.  
 0: Disable external interrupt 0.  
 1: Enable external interrupt 1.

**XICON: External Interrupt Control Register**

SFR Page = 0~F  
 SFR Address = 0xC0 RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: INT3H, nINT3 High/Rising trigger enable.  
 0: Maintain nINT3 triggered on low level or falling edge on selected port pin input.  
 1: Set nINT3 triggered on high level or rising edge on selected port pin input.

Bit 6: EX3, external interrupt 3 enable register.  
 0: Disable external interrupt 3.  
 1: Enable external interrupt 3.  
 When CPU in IDLE and PD mode, nINT3 event will trigger IE3 and have wake-up CPU capability if EX3 is enabled. If EX3 is disabled, IE3 on nINT3 will not wake-up CPU from IDLE or PD mode.

Bit 5: IE3, External interrupt 3 Edge flag.  
 0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.  
 1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 4: IT3, Interrupt 3 type control bit.  
 0: Cleared by CPU to specify low level triggered on nINT3. If INT3H is set, this bit specifies high level triggered on nINT3.  
 1: Set by CPU to specify falling edge triggered on nINT3. If INT3H is set, this bit specifies rising edge triggered on nINT3.

Bit 3: INT2H, nINT2 High/Rising trigger enable.  
 0: Maintain nINT2 triggered on low level or falling edge on selected port pin input.  
 1: Set nINT2 triggered on high level or rising edge on selected port pin input.

Bit 2: EX2, external interrupt 2 enable register.  
 0: Disable external interrupt 2.  
 1: Enable external interrupt 2.  
 When CPU in IDLE and PD mode, nINT2 event will trigger IE2 and have wake-up CPU capability if EX2 is enabled. If EX2 is disabled, IE2 on nINT2 will not wake-up CPU from IDLE or PD mode.

Bit 1: IE2, External interrupt 2 Edge flag.  
 0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.  
 1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 0: IT2, Interrupt 2 type control bit.  
 0: Cleared by CPU to specify low level triggered on nINT2. If INT2H is set, this bit specifies high level triggered on nINT2.  
 1: Set by CPU to specify falling edge triggered on nINT2. If INT2H is set, this bit specifies rising edge triggered on nINT2.

## EIE1: Extended Interrupt Enable 1 Register

SFR Page = 0~F

SFR Address = 0xAD

RESET = 0000-0000

7	6	5	4	3	2	1	0
ETW11	ETW10	EKBI	ES1	ESF	EPCA	EADC	ESPI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: ETW11, Enable TWI1 Interrupt.

0: Disable TWI1 interrupt.

1: Enable TWI1 interrupt.

Bit 6: ETW10, Enable TWI0 interrupt.

0: Disable TWI0 interrupt.

1: Enable TWI0 interrupt.

Bit 5: EKBI, Enable Keypad Interrupt.

0: Disable the interrupt when KBCON.KBIF is set in Keypad control module.

1: Enable the interrupt when KBCON.KBIF is set in Keypad control module.

Bit 4: ES1, Enable Serial Port 1 (UART1) interrupt.

0: Disable Serial Port 1 interrupt.

1: Enable Serial Port 1 interrupt.

Bit 3: ESF, Enable System Flag interrupt.

0: Disable the interrupt when the group of {MCDF, RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR3, or TI0 with UTIE is set.

1: Enable the interrupt of the flags of {MCDF, RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR3, or TI0 with UTIE when the associated system flag interrupt is enabled in SFIE.

Bit 2: EPCA, Enable PCA interrupt.

0: Disable PCA interrupt.

1: Enable PCA interrupt.

Bit 1: EADC, Enable ADC Interrupt.

0: Disable the interrupt when ADCON0.ADCI is set in ADC module.

1: Enable the interrupt when ACCON0.ADCI is set in ADC module.

Bit 0: ESPI, Enable SPI Interrupt.

0: Disable the interrupt when SPSTAT.SPIF is set in SPI module.

1: Enable the interrupt when SPSTAT.SPIF is set in SPI module.

**SFIE: System Flag Interrupt Enable Register**

SFR Page = 0~F

SFR Address = 0x8E

RESET = 0110-X000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	--	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: SIDFIE, Serial Interface (STWI) Detection Flag Interrupt Enabled.

0: Disable SIDF(STAF or STOF) interrupt.

1: Enable SIDF(STAF or STOF) interrupt to share the system flag interrupt.

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset. Default is enabled.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

**1: Enable MCD module and enable MCDF interrupt.** Default is enabled.

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

0: Disable RTCF interrupt.

1: Enable RTCF interrupt.

Bit 3: Reserved. Software must write "0" on this bit when SFIE is written.

Bit 2: BOF1IE, Enable BOF1 (PCON1.2) Interrupt.

0: Disable BOF1 interrupt.

1: Enable BOF1 interrupt.

Bit 1: BOF0IE, Enable BOF0 (PCON1.1) Interrupt.

0: Disable BOF0 interrupt.

1: Enable BOF0 interrupt.

Bit 0: WDTFIE, Enable WDTF (PCON1.0) Interrupt.

0: Disable WDTF interrupt.

1: Enable WDTF interrupt.

**IP0L: Interrupt Priority 0 Low Register**

SFR Page = 0~F

SFR Address = 0xB8

RESET = 0000-0000

7	6	5	4	3	2	1	0
PX3L	PX2L	PT2L	PSL	PT1L	PX1L	PT0L	PX0L
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3L, external interrupt 3 priority-L register.

Bit 6: PX2L, external interrupt 2 priority-L register.

Bit 5: PT2L, Timer 2 interrupt priority-L register.

Bit 4: PSL, Serial port interrupt priority-L register.

Bit 3: PT1L, Timer 1 interrupt priority-L register.

Bit 2: PX1L, external interrupt 1 priority-L register.

Bit 1: PT0L, Timer 0 interrupt priority-L register.

Bit 0: PX0L, external interrupt 0 priority-L register.

## ***IP0H: Interrupt Priority 0 High Register***

SFR Page = 0~F

SFR Address = 0xB7

RESET = 0000-0000

7	6	5	4	3	2	1	0
PX3H	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3H, external interrupt 3 priority-H register.

Bit 6: PX2H, external interrupt 2 priority-H register.

Bit 5: PT2H, Timer 2 interrupt priority-H register.

Bit 4: PSH, Serial port interrupt priority-H register.

Bit 3: PT1H, Timer 1 interrupt priority-H register.

Bit 2: PX1H, external interrupt 1 priority-H register.

Bit 1: PT0H, Timer 0 interrupt priority-H register.

Bit 0: PX0H, external interrupt 0 priority-H register.

## ***EIP1L: Extended Interrupt Priority 1 Low Register***

SFR Page = 0~F

SFR Address = 0xAE

RESET = X000-0000

7	6	5	4	3	2	1	0
PTWI1L	PTWI0L	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PTWI1L, TWI1 interrupt priority-L register.

Bit 6: PTWI0L, TWI0 interrupt priority-L register.

Bit 5: PKBL, keypad interrupt priority-L register.

Bit 4: PS1L, UART1 interrupt priority-L register.

Bit 3: PSFL, system flag interrupt priority-L register.

Bit 2: PPCAL, PCA interrupt priority-L register.

Bit 1: PADCL, ADC interrupt priority-L register.

Bit 0: PSPIL, SPI interrupt priority-L register.

## ***EIP1H: Extended Interrupt Priority 1 High Register***

SFR Page = 0~F

SFR Address = 0xAF

RESET = 0000-0000

7	6	5	4	3	2	1	0
PTWI1H	PTWI0H	PKBH	PS1H	PSFH	PPCAH	PADCH	PSPIH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PTWI1H, TWI1 interrupt priority-H register.

Bit 6: PTWI0H, TWI0 interrupt priority-H register.

Bit 5: PKBH, keypad interrupt priority-H register.

Bit 4: PS1H, UART1 interrupt priority-H register.

Bit 3: PSFH, system flag interrupt priority-H register.

Bit 2: PPCAH, PCA interrupt priority-H register.

Bit 1: PADCH, ADC interrupt priority-H register.

Bit 0: PSPIH, SPI interrupt priority-H register.

**AUXR0: Auxiliary Register 0**

SFR Page = 0~F  
 SFR Address = 0xA1 RESET = 0000-0000

7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: INT1H, INT1 High/Rising trigger enable.  
 0: Remain INT1 triggered on low level or falling edge on selected port pin input.  
 1: Set INT1 triggered on high level or rising edge on selected port pin input.

Bit 0: INT0H, INT0 High/Rising trigger enable.  
 0: Remain INT0 triggered on low level or falling edge on selected port pin input.  
 1: Set INT0 triggered on high level or rising edge on selected port pin input.

**AUXR2: Auxiliary Register 2**

SFR Page = 0~F  
 SFR Address = 0xA3 RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

INT3IS1~0	Selected Port Pin of nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	Selected Port Pin of nINT2
00	P4.4
01	P2.0
10	P1.4
11	P6.1

**XICFG: External Interrupt Configured Register**

SFR Page = 0~F  
 SFR Address = 0xC1 RESET = 0000-0000

7	6	5	4	3	2	1	0
INT1IS.1	INT1IS.0	INT0IS.1	INT0IS.0	X3FLT	X2FLT	X1FLT	X0FLT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT1IS.1~0, nINT3 input selection bits which function is defined as following table.

INT1IS.1~0	Selected Port Pin of nINT1
00	P3.3
01	P3.1
10	P1.7
11	P4.1

Bit 5~4: INT0IS.1~0, nINT0 input selection bits which function is defined as following table.

INT0IS.1~0	Selected Port Pin of nINT0
00	P3.2
01	P3.0
10	P1.6
11	P4.0

## MG82FG5B32/16/08

Bit 3: X3FLT, INT3 Filter Enable.

0: Disable a 3-clock filter for INT3 input. It remains the default INT3 function in MCU.

1: Enable a 3-clock filter for INT3 input.

Bit 2: X2FLT, INT2 Filter Enable.

0: Disable a 3-clock filter for INT2 input. It remains the default INT2 function in MCU.

1: Enable a 3-clock filter for INT2 input.

Bit 1: X1FLT, INT1 Filter Enable.

0: Disable a 3-clock filter for INT1 input. It remains the default INT1 function in MCU.

1: Enable a 3-clock filter for INT1 input.

Bit 0: X0FLT, INT0 Filter Enable.

0: Disable a 3-clock filter for INT0 input. It remains the default INT0 function in MCU.

1: Enable a 3-clock filter for INT0 input.

### PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address = 0x97

POR = 0010-X000 0000-X000

7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event on external crystal oscillating input. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again.

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

Bit 3: Reserved. Software must write "0" on this bit when PCON1 is written.

Bit 2: BOF1, Brown-Out Detection flag 1.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (2.2V).

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a WDT overflow occurs.

**AUXR3: Auxiliary Register 3**

SFR Page = 0~F

SFR Address = 0xA4

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	GF	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI.

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI.

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus.

**15.8. Interrupt Sample Code**

(1). Required Function: Set INT0 high level wake-up MCU in power-down mode

Assembly Code Example:

```

ORG 00003h
ext_int0_isr:
  to do.....
  RETI

main:

  SETB  P32          ;
  ORL   IP0L,#PX0L   ; Select INT0 interrupt priority
  ORL   IP0H,#PX0H   ;
  ORL   AUXR0,#INT0H ; Set INT0 High level active
  JB    P32,$        ; Confirm P3.2 input low
  SETB  EX0          ; Enable INT0 interrupt
  CLR   IE0          ; Clear INT0 flag
  SETB  EA           ; Enable global interrupt
  ORL   PCON0,#PD    ; Set MCU into Power Down mode
  
```

C Code Example:

```

void ext_int0_isr(void) interrupt 0
{
  To do.....
}

void main(void)
{
  P32 = 1;

  IP0L |= PX0L;          // Select INT0 interrupt priority
  IP0H |= PX0H;

  AUXR0 |= INT0H;       // Set INT0 High level active

  while(P32);           // Confirm P3.2 input low

  EX0 = 1;              // Enable INT0 interrupt
  IE0 = 0;              // Clear INT0 flag
  EA = 1;               // Enable global interrupt

  PCON0 |= PD;         // Set MCU into Power Down mode
}
  
```

## 16. Timers/Counters

MG82FG5BXX has **three** 16-bit Timers/Counters: Timer 0, Timer 1 and Timer 2. All of them can be configured as timers or event counters.

In the “timer” function, the timer rate is prescaled by 12 clock cycle to increase register value. In other words, it serves to count the standard C51 machine cycle. AUXR2.T0X12, AUXR2.T1X12 and T2MOD.T2X12 are the functions for Timer 0/1/2 to set the timer rate on every clock cycle. It behaves 12 times speed than standard C51 timer function. Additional prescaler value, SYSCLK/48 and SYSCLK/192, can be selected by combining AUXR0.T0XL and T0X12 for Timer 0 clock input.

In the “counter” function, the register is increased in response to a 1-to-0 transition at its corresponding external input pin, T0, T1, T2 or T3. In this function, the external input is sampled by every timer rate cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register at the end of the cycle following the one in which the transition was detected.

### 16.1. Timer 0 and Timer 1

#### 16.1.1. Timer 0/1 Mode 0

The timer register is configured as a PWM generator. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TFX. The counted input is enabled to the timer when TRx = 1 and either GATE=0 or INTx = 1. Mode 0 operation is the same for Timer0 and Timer1. The PWM function of Timer 0/1 is shown in Figure 16–1 and Figure 16–2.

Figure 16–1. Timer 0 Mode 0 Structure





Figure 16–2. Timer 1 Mode 0 Structure



### 16.1.2. Timer 0/1 Mode 1

Timer 0/1 in Mode1 is configured as a 16 bit timer or counter. The function of GATE, INTx and TRx is same as mode 0. Figure 16–3 and Figure 16–4 show the mode 1 structure of Timer 0 and Timer 1.

Figure 16–3. Timer 0 Mode 1 Structure





Figure 16–4. Timer 1 Mode 1 Structure



# MG82FG5B32/16/08

## 16.1.3. Timer 0/1 Mode 2

Mode 2 configures the timer register as an 8-bit counter (TLx) with automatic reload. Overflow from TLx not only set TFx, but also reload TLx with the content of THx, which is determined by software. The reload leaves THx unchanged. Mode 2 operation is the same for Timer0 and Timer1. Figure 16–5 and Figure 16–6 show the mode 2 structure of Timer 0 and Timer 1.

Figure 16–5. Timer 0 Mode 2 Structure






Figure 16–6. Timer 1 Mode 2 Structure



16.1.4. Timer 0/1 Mode 3

Timer1 in Mode3 simply holds its count, the effect is the same as setting TR1 = 1. Timer0 in Mode 3 enables TL0 and TH0 as two separate 8-bit counters. TL0 uses the Timer0 control bits such like C/T, GATE, TR0, INT0 and TF0. TH0 is locked into a timer function (can not be external event counter) and take over the use of TR1, TF1 from Timer1. TH0 now controls the Timer1 interrupt. Figure 16–7 shows the mode 3 structure of Timer 0.

Figure 16–7. Timer 0 Mode 3 Structure



## 16.1.5. Timer 0/1 Programmable Clock-Out

Timer 0 and Timer 1 have a Clock-Out Mode (while C/Tx=0 & TxCKOE=1). In this mode, Timer 0 or Timer 1 operates as 8-bit auto-reload timer for a programmable clock generator with 50% duty-cycle. The generated clocks come out on P3.4 (T0CKO) and P3.5 (T1CKO) individually. The input clock (SYSCLK/12, SYSCLK, SYSCLK/48 or SYSCLK/192) increases the 8-bit timer, TL0, in Timer 0 module. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, TL1, in Timer 1 module. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (TH0 and TH1) are loaded into (TL0, TL1) for the consecutive counting. [Figure 16–8](#) and [Figure 16–9](#) give the formula of Timer 0 and Timer 1 clock-out frequency. [Figure 16–10](#) and [Figure 16–11](#) show the clock-out structure of Timer 0 and Timer 1.

Figure 16–8. Timer 0 clock out equation

$T0 \text{ Clock-out Frequency} = \frac{\text{SYSCLK Frequency}}{n \times (256 - THx)}$	; n=24, if {T0XL,T0X12}=00
	; n=2, if {T0XL,T0X12}=01
	; n=96, if {T0XL,T0X12}=10
	; n=384, if {T0XL,T0X12}=11
	; C/T = 0

Figure 16–9. Timer 0 clock out equation

$T1 \text{ Clock-out Frequency} = \frac{\text{SYSCLK Frequency}}{n \times (256 - TH1)}$	; n=24, if T1X12=0
	; n=2, if T1X12=1
	; C/T = 0

**Note:**

- (1) Timer 0/1 overflow flag, TF0/1, will be set when Timer 0/1 overflows but not generate interrupt.
- (2) For SYSCLK=12MHz & TxX12=0, Timer 0/1 has a programmable output frequency range from 1.95KHz to 500KHz.
- (3) For SYSCLK=12MHz & TxX12=1, Timer 0/1 has a programmable output frequency range from 23.43KHz to 6MHz.
- (4) For SYSCLK=12MHz, T0X12=0 & T0XL=1, Timer 0 has a programmable output frequency range from 488Hz to 125KHz.
- (5) For SYSCLK=12MHz, TxX12=1 & T0XL=1, Timer 0 has a programmable output frequency range from 122Hz to 31.25KHz.

Figure 16–10. Timer 0 in Clock Output Mode





Figure 16–11. Timer 1 in Clock Output Mode



**How to Program Timer 0/1 in Clock-out Mode**

- Select AUXR2.T0X12 and AUXR0.T0XL bits decide the Timer 0 clock source. Or select T1X12 in AUXR2 register to decide the Timer 1 clock source.
- Set T0CKOE/T1CKOE bit in AUXR2 register.
- Clear C/T bit in TMOD register.
- Determine the 8-bit reload value from the formula and enter it in the TH0/TH1 register.
- Enter the same reload value as the initial value in the TL0/TL1 register.
- Set TR0/TR1 bit in TCON register to start the Timer 0/1.

In the Clock-Out mode, Timer 0/1 rollovers will not generate an interrupt. This is similar to when Timer 1 is used as a baud-rate generator. It is possible to use Timer 1 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 1.

# MG82FG5B32/16/08

## 16.1.6. Timer 0/1 Register

### TCON: Timer/Counter Control Register

SFR Page = 0~F

SFR Address = 0x88

RESET = 0000-0000

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W							

Bit 7: TF1, Timer 1 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software.

1: Set by hardware on Timer/Counter 1 overflow, or set by software.

Bit 6: TR1, Timer 1 Run control bit.

0: Cleared by software to turn Timer/Counter 1 off.

1: Set by software to turn Timer/Counter 1 on.

Bit 5: TF0, Timer 0 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software.

1: Set by hardware on Timer/Counter 0 overflow, or set by software.

Bit 4: TR0, Timer 0 Run control bit.

0: Cleared by software to turn Timer/Counter 0 off.

1: Set by software to turn Timer/Counter 0 on.

### TMOD: Timer/Counter Mode Control Register

SFR Page = 0~F

SFR Address = 0x89

RESET = 0000-0000

7	6	5	4	3	2	1	0
GATE	C/T	M1	M0	GATE	C/T	M1	M0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

|←----- Timer1 ----->|←----- Timer0 ----->|

Bit 7/3: Gate, Gating control for Timer1/0.

0: Disable gating control for Timer1/0.

1: Enable gating control for Timer1/0. When set, Timer1/0 or Counter1/0 is enabled only when /INT1 or /INT0 pin is high and TR1 or TR0 control bit is set.

Bit 6/2: C/T, Timer for Counter function selector.

0: Clear for Timer operation, input from internal system clock.

1: Set for Counter operation, input form T1 input pin.

Bit 5~4/1~0: Operating mode selection.

#### M1 M0 Operating Mode

0 0 8-bit PWM generator for Timer0 and Timer1

0 1 16-bit timer/counter for Timer0 and Timer1

1 0 8-bit timer/counter with automatic reload for Timer0 and Timer1

1 1 (Timer0) TL0 is 8-bit timer/counter, TH0 is locked into 8-bit timer

1 1 (Timer1) Timer/Counter1 Stopped

### TL0: Timer 0 Low byte Register

SFR Page = 0~F

SFR Address = 0x8A

RESET = 0000-0000

7	6	5	4	3	2	1	0
TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
R/W							

**TH0: Timer 0 High byte Register**

SFR Page = 0~F  
 SFR Address = 0x8C RESET = 0000-0000

7	6	5	4	3	2	1	0
TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
R/W							

**TL1: Timer 1 Low byte Register**

SFR Page = 0~F  
 SFR Address = 0x8B RESET = 0000-0000

7	6	5	4	3	2	1	0
TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
R/W							

**TH1: Timer 1 High byte Register**

SFR Page = 0~F  
 SFR Address = 0x8D RESET = 0000-0000

7	6	5	4	3	2	1	0
TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
R/W							

**AUXR2: Auxiliary Register 2**

SFR Page = 0~F  
 SFR Address = 0xA3 RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.  
 0: Clear to select SYSCLK/12.  
 1: Set to select SYSCLK as the clock source.

Bit 2: T0X12, Timer 0 clock source selector while C/T=0.  
 0: Clear to select SYSCLK/12.  
 1: Set to select SYSCLK as the clock source.

T0XL, T0X12	Timer 0 Clock Selection
0 0	SYSCLK/12
0 1	SYSCLK
1 0	SYSCLK/48
1 1	SYSCLK/192

Bit 1: T1CKOE, Timer 1 Clock Output Enable.  
 0: Disable Timer 1 clock output.  
 1: Enable Timer 1 clock output on T1CKO.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.  
 0: Disable Timer 0 clock output.  
 1: Enable Timer 0 clock output on T0CKO.


## 16.2. Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by C/T2 in T2CON register. Timer 2 has four operating modes: Capture, Auto-Reload (up or down counting), Baud Rate Generator and Programmable Clock-Out, which are selected by bits in the T2CON and T2MOD registers.

### 16.2.1. Capture Mode (CP)

In the capture mode there are two options selected by bit EXEN2 in T2CON. If EXEN2=0, Timer 2 is a 16-bit timer or counter which, upon overflow, sets bit TF2 (Timer 2 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 still does the above, but with the added feature that a 1-to-0 transition or a 0-to-1 transition at external input T2EX causes the current value of the Timer 2 registers, TH2 and TL2, to be captured into registers RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and the EXF2 bit (like TF2) can generate an interrupt which vectors to the same location as Timer 2 overflow interrupt. The capture mode is illustrated in Figure 16–12.

Figure 16–12. Timer 2 in Capture Mode



### 16.2.2. Auto-Reload Mode (AR)

Figure 16–13 shows DCEN=0, which enables Timer 2 to count up automatically. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by firmware. If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1. T2EXH performs the same function as EXEN2 but it enables the detecting a 0-to-1 transition at input T2EX.

Figure 16–13. Timer 2 in Auto-Reload Mode (DCEN=0)





Figure 16–14 shows DCEN=1, which enables Timer 2 to count up or down. This mode allows pin T2EX to control the counting direction. When a logic 1 is applied at pin T2EX, Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt if the interrupt is enabled. This overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2. A logic 0 applied to pin T2EX causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. This underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2. In this mode, the T2EX controlled polarity is inverted by T2EXH.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode.

Figure 16–14. Timer 2 in Auto-Reload Mode (DCEN=1)



### 16.2.3. Baud-Rate Generator Mode (BRG)

Bits TCLK and/or RCLK in T2CON register allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK=0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 16–15 shows the Timer 2 in baud rate generation mode to generate RX Clock and TX Clock into UART engine (See Figure 17–6.). The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by firmware.


The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK=1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable bit) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented at 1/2 the system clock or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Note:

Refer to Section “17.7.3 Baud Rate in Mode 1 & 3” to get baud rate setting value when using Timer 2 as the baud rate generator.

Figure 16–15. Timer 2 in Baud-Rate Generator Mode



### 16.2.4. Timer 2 Programmable Clock Output

Timer 2 has a Clock-Out Mode (while CP/RL2=0 & T2OE=1). In this mode, Timer 2 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on P1.0. The input clock (SYSCLK/2 or SYSCLK) increments the 16-bit timer (TH2, TL2). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP2H, RCAP2L) are loaded into (TH2, TL2) for the consecutive counting. Figure 16–16 gives the formula of Timer 2 clock-out frequency: Figure 16–17 shows the clock structure of Timer 2.


Figure 16–16. Timer 2 clock out equation

$\text{T2 Clock-out Frequency} = \frac{\text{SYSCLK Frequency}}{n \times (65536 - (\text{RCAP2H}, \text{RCAP2L}))}$ <div style="display: flex; justify-content: space-between; margin-top: 5px;"> <span>; n=4, if T2X12=0</span> <span>; n=2, if T2X12=1</span> </div>
--

Note:

- (1) Timer 2 overflow flag, TF2, will be set when Timer 2 overflows but not generate interrupt.
- (2) For SYSCLK=12MHz & T2X12=0, Timer 2 has a programmable output frequency range from 45.7Hz to 3MHz.
- (3) For SYSCLK=12MHz & T2X12=1, Timer 2 has a programmable output frequency range from 91.5Hz to 6MHz.

Figure 16–17. Timer 2 in Clock-Out Mode



#### How to Program Timer 2 in Clock-out Mode

- Select T2X12 bit in T2MOD register to decide the Timer 2 clock source.
- Set T2OE bit in T2MOD register.
- Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in the RCAP2H and RCAP2L registers.
- Enter the same reload value as the initial value in the TH2 and TL2 registers.
- Set TR2 bit in T2CON register to start the Timer 2.

In the Clock-Out mode, Timer 2 rollovers will not generate an interrupt. This is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 2.

# MG82FG5B32/16/08

## 16.2.5. Timer 2 Register

### T2CON: Timer 2 Control Register

SFR Page = 0~F

SFR Address = 0xC8

RESET = 0000-0000

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF2, Timer 2 overflow flag.

0: TF2 must be cleared by software.

1: TF2 is set by a Timer 2 overflow happens. TF2 will not be set when either RCLK=1 or TCLK=1.

Bit 6: EXF2, Timer 2 external flag.

0: EXF2 must be cleared by software.

1: Timer 2 external flag is set when a capture or reload is caused by a negative transition on T2EX pin and EXEN2=1 or a positive transition on T2EX and T2EXH=1. When Timer 2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 does not cause an interrupt in up/down mode (DCEN = 1).

Bit 5: RCLK, Receive clock flag.

0: Causes Timer 1 overflow to be used for the receive clock.

1: Causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3.

Bit 4: TCLK, Transmit clock flag.

0: Causes Timer 1 overflows to be used for the transmit clock.

1: Causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3.

Bit 3: EXEN2, Timer 2 external enable flag on a negative transition of T2EX pin.

0: Cause Timer 2 to ignore negative transition events at T2EX pin.

1: Allows a capture or reload to occur as a result of a 1-to-0 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.

Bit 2: TR2, Timer 2 Run control bit.

0: Stop the Timer 2.

1: Start the Timer 2.

Bit 1: C/T2, Timer or counter selector.

0: Select Timer 2 as internal timer function.

1: Select Timer 2 as external event counter (falling edge triggered).

Bit 0: CP/-RL2, Capture/Reload flag.

0: Auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX pin when EXEN2=1.

1: Captures will occur on negative transitions at T2EX pin if EXEN2=1.

When either RCLK=1 or TCLK=1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

### T2MOD: Timer 2 Mode Register

SFR Page = 0~F

SFR Address = 0xC9

RESET= XX00-XX00

7	6	5	4	3	2	1	0
0	0	T2EXH	T2X12	0	0	T2OE	DCEN2
W	W	R/W	R/W	W	W	R/W	R/W

Bit 7~6: Reserved. Software must write "0" on these bits when T2MOD is written.

Bit 5: T2EXH, Timer 2 external enable flag on a positive transition of T2EX pin.

0: Cause Timer 2 to ignore positive transition events at T2EX pin.

1: Allows a capture or reload to occur as a result of a 0-to1 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.



# MG82FG5B32/16/08

Bit 4: T2X12, Timer 2 clock source selector.

0: Select SYSCLK/12 as Timer 2 clock source while T2CON.C/T2 = 0 in Capture Mode and Auto-Reload Mode. If in Baud-Rate Generator mode, it selects the SYSCLK/2 as Timer 2 clock source while T2CON.C/T2 = 0.

1: Select SYSCLK as Timer 2 clock source while T2CON.C/T2 = 0 in Capture Mode and Auto-Reload. If in Baud-Rate Generator mode, it selects the SYSCLK as Timer 2 clock source while T2CON.C/T2 = 0.

Bit 3~2: Reserved. Software must write "0" on these bits when T2MOD is written.

Bit 1: T2OE, Timer 2 clock-out enable bit.

0: Disable Timer 2 clock output.

1: Enable Timer 2 clock output.

Bit 0: DCEN2, Timer 2 down-counting enable bit.

0: Timer 2 always keeps up-counting.

1: Enable Timer 2 down-counting ability.

When the DCEN2 is cleared, which makes the function of Timer 2 as the same as the standard 8052 (always counts up). When DCEN2 is set, Timer 2 can count up or count down according to the logic level of the T2EX pin (P1.1). Table 16-1 shows the operation modes of Timer 2.

Table 16-1. T2 Mode

TR2	T2OE	RCLK + TCLK	CP-/RL2	DCEN2	Mode
0	0	x	x	x	(off)
1	1	0	0	0	Timer 2 Clock output ( C/T2=0 )
1	0	1	0	0	Baud-Rate generator
1	1	1	0	0	Clock output & Baud-Rate Generator ( C/T2=0 )
1	0	0	1	0	16-bit capture
1	0	0	0	0	16-bit auto-reload (counting-up only)
1	0	0	0	1	16-bit auto-reload (counting-up or counting-down)

### TL2: Timer 2 Low byte Register

SFR Page = 0~F

SFR Address = 0xCC

RESET = 0000-0000

7	6	5	4	3	2	1	0
TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0
R/W							

### TH2: Timer 2 High byte Register

SFR Page = 0~F

SFR Address = 0xCD

RESET = 0000-0000

7	6	5	4	3	2	1	0
TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0
R/W							

### RCAP2L: Timer 2 Capture Low byte Register

SFR Page = 0~F

SFR Address = 0xCA

RESET = 0000-0000

7	6	5	4	3	2	1	0
RCAP2L.7	RCAP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0
R/W							

### RCAP2H: Timer 2 Capture High byte Register

SFR Page = 0~F

SFR Address = 0xCB

RESET = 0000-0000

7	6	5	4	3	2	1	0
RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0
R/W							

### 16.3. Timer Sample Code

(1). Required Function: IDLE mode with T0 wake-up frequency 320Hz, SYSCLK = ILRCO

Assembly Code Example:

```

ORG 0000Bh
time0_isr:
  to do...
  RETI

main:                                ; (unsigned short value)
  //Switch Sysclk to ILRCO
  MOV  IFADRL,#(CKCON2)              ; Index Page-P address to CKCON2
  CALL _page_p_sfr_read              ; Read CKCON2 data

  ANL  IFD,#~(OSCS1 | OSCS0)         ; Switch OSCin source to ILRCO
  ORL  IFD,#(OSCS1)
  CALL _page_p_sfr_write              ; Write data to CKCON2

  ANL  IFD,#~(XTALE | IHRCOE)        ; Disable XTAL and IHRCO
  CALL _page_p_sfr_write              ; Write data to CKCON2

  ORL  AUXR2,#T0X12                  ; Select SYSCLK/1 for Timer 0 clock input
  ANL  AUXR0,#~T0XL                  ;

  MOV  TH0,#(256-100)                 ; Set Timer 0 overflow rate = SYSCLK x 100
  MOV  TL0,#(256-100)                 ;
  ANL  TMOD,#(0F0h|T0M1)              ; Set Timer 0 to Mode 2
  ORL  TMOD,#T0M1                     ;
  CLR  TF0                            ; Clear Timer 0 Flag

  ORL  IP0L,#PT0L                     ; Select Timer 0 interrupt priority
  ORL  IPOH,#PT0H                      ;

  SETB ET0                            ; Enable Timer 0 interrupt
  SETB EA                              ; Enable global interrupt

  SETB TR0                            ; Start Timer 0 running

  ORL  PCON0,#IDL                      ; Set MCU into IDLE mode

```

C Code Example:

```

void time0_isr(void) interrupt 1
{
  To do...
}

void main(void)
{
  IFADRL = CKCON2;                    // Index Page-P address to CKCON2
  page_p_sfr_read();                  // Read CKCON2 data.

  IFD = ~(OSCS1 | OSCS0);             // Switch OSCin source to ILRCO
  IFD |= OSCS1;
  page_p_sfr_write();                 // Write data to CKCON2

  IFD &= ~(XTALE | IHRCOE);           // Disable XTAL and IHRCO
  page_p_sfr_write();                 // Write data to CKCON2

  AUXR2 |= T0X12;                     // Select SYSCLK/1 for Timer 0 clock input
  AUXR0 &= ~T0XL;

  TH0 = TL0 = (256-100);              // Set Timer 0 overflow rate = SYSCLK x 100
  TMOD &= 0xF0;                       // Set Timer 0 to Mode 2
  TMOD |= T0M1;
}

```

## MG82FG5B32/16/08

```
TF0 = 0;           // Clear Timer 0 Flag

IP0L |= PT0L;     // Select Timer 0 interrupt priority
IP0H |= PT0H;

ET0 = 1;          // Enable Timer 0 interrupt
EA = 1;           // Enable global interrupt

TR0 = 1;          // Start Timer 0 running

PCON0=IDL;        // Set MCU into IDLE mode
}
```

### (2). Required Function: Set Timer 0 clock output by SYSCLK/48 input

#### Assembly Code Example:

```
CLR   TR0          ;

ANL   P3M0,#0EFh   ; Set P3.4(T0CKO) to push-pull output
ORL   P3M1,#010h   ;
ORL   AUXR2,#T0CKOE ; Enable T0CKO

ANL   AUXR2,#~T0X12 ; Select SYSCLK/48 for Timer 0 clock input
ORL   AUXR0,#T0XL   ;

MOV   TH0,#0FFh    ;
MOV   TL0,#0FFh    ;

ANL   TMOD,#0F0h   ; Set Timer 0 to Mode 2
ORL   TMOD,#T0M1   ;

SETB  TR0          ; Start Timer 0 running
```

#### C Code Example:

```
TR0 = 0;

P3M0 &= 0xEF;           // Set P3.4(T0CKO) to push-pull output
P3M1 |= 0x10;
AUXR2 |= T0CKOE;       // Enable T0CKO

AUXR2 &= ~T0X12;       // Select SYSCLK/48 for Timer 0 clock input
AUXR0 |= T0XL;

TH0 = TL0 = 0xFF;

TMOD &= 0xF0;           // Set Timer 0 to Mode 2
TMOD |= T0M1;

TR0 = 1;                // Start Timer 0 running
```

### (3). Required Function: Set Timer 1 clock output by SYSCLK input

#### Assembly Code Example:

```
ORL   P3M1,#020h     ; Set P3.5(T1CKO) to push-pull output
ANL   P3M0,#0DFh     ;

ORL   AUXR2,#(T1X12|T1CKOE) ; Select SYSCLK for Timer 1 clock input
                        ; Enable T1CKO

MOV   TH1,#0FFh      ;
MOV   TL1,#0FFh      ;

ANL   TMOD,#00Fh     ; Set Timer 1 to Mode 2
ORL   TMOD,#T1M1     ;

SETB  TR1            ; Start Timer 1 running
```

**C Code Example:**

```
P3M1 |= 0x20;           // Set P3.5(T1CKO) to push-pull output
P3M0 &= 0xDF;

AUXR2 |= (T1X12|T1CKOE); // Select SYSCLK for Timer 1 clock input
                        // Enable T1CKO

TH1 = TL1 = 0xFF;

TMOD &= 0x0F;           // Set Timer 1 to Mode 2
TMOD |= T1M1;

TR1 = 1;                // Start Timer 1 running
```

## 17. Serial Port 0 (UART0)


The serial port 0 of **MG82FG5BXX** support full-duplex transmission, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a the second byte before a previously received byte has been read from the register. However, if the first byte hasn't been read when the second byte reception is completed, one of the byte will be lost. The serial port receive and transmit registers are both accessed at special function register S0BUF. Writing to S0BUF loads the transmit register, and reading from S0BUF accesses a physically separate receive register.

The serial port can operate in **5** modes: Mode 0 provides *synchronous* communication while Modes 1, 2, and 3 provide *asynchronous* communication. The asynchronous communication operates as a full-duplex Universal Asynchronous Receiver and Transmitter (UART), which can transmit and receive simultaneously and at different baud rates. Mode 4 in UART0 supports SPI master operation which data rate setting is same as Mode 0.

**Mode 0:** 8 data bits (LSB first) are transmitted or received through RXD0. TXD0 always outputs the shift clock. The baud rate can be selected to 1/12 or 1/4 the system clock frequency by URM0X3 setting in S0CFG register. In **MG82FG5BXX**, the clock polarity of serial port Mode 0 can be selected by software. It is decided by P3.1 state before serial data shift in or shift out. [Figure 17-4](#) and [Figure 17-5](#) show the clock polarity waveform in Mode 0.


**Mode 1:** 10 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), and a stop bit (1), as shown in [Figure 17-1](#). On receive, the stop bit would be loaded into RB80 in S0CON register. The baud rate is variable.

Figure 17-1. Mode 1 Data Frame



**Mode 2:** 11 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1), as shown in [Figure 17-2](#). On Transmit, the 9th data bit comes from TB80 in S0CON register can be assigned the value of 0 or 1. On receive, the 9th data bit would be loaded into RB80 in S0CON register, while the stop bit is ignored. The baud rate can be configured to 1/32 or 1/64 the system clock frequency.

Figure 17-2. Mode 2, 3 Data Frame



**Mode 3:** Mode 3 is the same as Mode 2 except the baud rate is variable.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. In Mode 0, reception is initiated by the condition RI0=0 and RENO=1. In the other modes, reception is initiated by the incoming start bit with 1-to-0 transition if RENO=1.

In addition to the standard operation, the UART0 can perform framing error detection by looking for missing stop bits, and automatic address recognition.

### 17.1. Serial Port 0 Mode 0

Serial data enter and exits through RXD0. TXD0 outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The shift clock source can be selected to 1/12 or 1/4 the system clock frequency by URM0X3 setting in S0CFG register. Figure 17-3 shows a simplified functional diagram of the serial port 0 in Mode 0.


Transmission is initiated by any instruction that uses S0BUF as a destination register. The “write to S0BUF” signal triggers the UART0 engine to start the transmission. The data in the S0BUF would be shifted into the RXD0(P3.0) pin by each raising edge of the shift clock on the TXD0(P3.1) pin. After eight raising edge of shift clocks passed, TI would be asserted by hardware to indicate the end of transmission. Figure 17-4 shows the transmission waveform in Mode 0.

Reception is initiated by the condition RENO=1 and RI0=0. At the next instruction cycle, the Serial Port 0 Controller writes the bits 1111110 to the receive shift register, and in the next clock phase activates Receive.

Receive is enabled by the Shift Clock which directly comes from RX Clock to the alternate output function of TXD0 pin. When Receive is active, the contents on the RXD0 pin would be sampled and shifted into shift register by falling edge of shift clock. After eight falling edge of shift clock, RI0 would be asserted by hardware to indicate the end of reception. Figure 17-5 shows the reception waveform in Mode 0.

When TXD0 is assigned on P3.1, the clock polarity can be selected by software setting on P3.1 data latch before serial transfer shifted. If P3.1 is set to logic high, the clock polarity is same as standard 8051. If P3.1 data latch is cleared to logic low, the clock polarity is inverted to standard 8051 UART Mode 0.

Figure 17-3. Serial Port 0 Mode 0



# MG82FG5B32/16/08

Figure 17-4. Mode 0 Transmission Waveform





Figure 17-5. Mode 0 Reception Waveform




### 17.2. Serial Port 0 Mode 1

10 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB80 in S0CON. The baud rate is determined by the Timer 1 or Timer 2 overflow rate. Figure 17-1 shows the data frame in Mode 1 and Figure 17-6 shows a simplified functional diagram of the serial port in Mode 1.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The “write to S0BUF” signal requests the UART0 engine to start the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the rising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 17-1 and data width depend on TX Clock. After the end of 8th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission.

Reception is initiated when Serial Port 0 Controller detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in Serial Port 0 Controller. After the end of STOP-bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load STOP-bit into RB80 in S0CON register.

Figure 17-6. Serial Port Mode 1, 2, 3



**17.3. Serial Port 0 Mode 2 and Mode 3**

11 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB80) can be assigned either 0 or 1. For receive, the 9th data bit goes into RB80 in S0CON. The baud rate is programmable to 1/16, 1/32 or 1/64 of the system clock frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figure 17–2 shows the data frame in Mode 2 and Mode 3. Figure 17–6 shows a functional diagram of the serial port in Mode 2 and Mode 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

The “write to S0BUF” signal requests the Serial Port 0 Controller to load TB80 into the 9th bit position of the transmit shift register and starts the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the raising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 17–2 and data width depend on TX Clock. After the end of 9th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission.


Reception is initiated when the UART0 engine detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in UART0 engine. After the end of 9th data bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load the 9th data bit into RB80 in S0CON register.

In all four modes, transmission is initiated by any instruction that use S0BUF as a destination register. Reception is initiated in mode 0 by the condition RI0 = 0 and REN0 = 1. Reception is initiated in the other modes by the incoming start bit with 1-to-0 transition if REN0=1.

**17.4. Frame Error Detection**

When used for framing error detection, the UART0 looks for missing stop bits in the communication. A missing stop bit will set the FE bit in the S0CON register. The FE bit shares the S0CON.7 bit with SM00 and the function of S0CON.7 is determined by SMOD0 bit (PCON.6). If SMOD0 is set then S0CON.7 functions as FE. S0CON.7 functions as SM00 when SMOD0 is cleared. When S0CON.7 functions as FE, it can only be cleared by firmware. Refer to Figure 17–7.

Figure 17–7. UART0 Frame Error Detection




### 17.5. Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications as shown in Figure 17–8. In these two modes, 9 bits are received. After the 9th bit goes into RB80, and then end with a stop bit. When the stop bit is received, the serial port interrupt will be activated only if RB80=1. This feature is enabled by setting bit SM20 (in S0CON register). A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte comes with “1” of the 9th bit and “0” of a data byte. With SM20=1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and check if it is being addressed. The slave which has been addressed will clear its SM20 bit and prepare to receive the data in the coming bytes. The slaves that weren’t being addressed leave their SM20 set and go on about their business, ignoring the coming data bytes.

SM20 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM20=1, the receive interrupt will not be activated unless a valid stop bit is received.

Figure 17–8. UART0 Multiprocessor Communications



### 17.6. Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART0 to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of firmware overhead by eliminating the need for the firmware to examine every serial address which passes by the serial port. This feature is enabled by setting the SM20 bit in S0CON.

In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI0) will be automatically set when the received byte contains either the “Given” address or the “Broadcast” address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 17–9. The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM20 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address. Mode 0 is the Shift Register mode and SM20 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave’s address, SADDR, and the address mask, SADEN.

SADEN is used to define which bits in the SADDR are to be used and which bits are “don’t care”. The SADEN mask can be logically ANDed with the SADDR to create the “Given” address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others.

The following examples will help to show the versatility of this scheme:

# MG82FG5B32/16/08

Slave 0	Slave 1
SADDR = 1100 0000	SADDR = 1100 0000
SADEN = 1111 1101	SADEN = 1111 1110
Given = 1100 00X0	Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:


Slave 0	Slave 1	Slave 2
SADDR = 1100 0000	SADDR = 1110 0000	SADDR = 1110 0000
SADEN = 1111 1001	SADEN = 1111 1010	SADEN = 1111 1100
Given = 1100 0XX0	Given = 1110 0X0X	Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0xA9) and SADEN (SFR address 0xB9) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the micro-controller to use standard 80C51 type UART drivers which do not make use of this feature.

Figure 17-9. Auto-Address Recognition



**Note:**

- (1) After address matching (`addr_match=1`), Clear `SM20` to receive data bytes
- (2) After all data bytes have been received, Set `SM20` to wait for next address.

## 17.7. Baud Rate Setting

Bits T2X12 (T2MOD.4), T1X12 (AUXR2.3), URM0X3 (S0CFG.5) and SMOD2 (S0CFG.6) provide a new option for the baud rate setting, as listed below.

### 17.7.1. Baud Rate in Mode 0

$$\text{Mode 0 Baud Rate} = \frac{F_{\text{SYSCLK}}}{n} \quad ; n=12, \text{ if URM0X3}=0$$

$$\quad \quad \quad \quad \quad \quad \quad \quad \quad \quad ; n=4, \text{ if URM0X3}=1$$

Note:

If URM0X3=0, the baud rate formula is as same as standard 8051.

### 17.7.2. Baud Rate in Mode 2

$$\text{Mode 2 Baud Rate} = \frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{64} \times F_{\text{SYSCLK}}$$

Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 17-1 defines the Baud Rate setting with SMOD2 factor in Mode 2 baud rate generator.

Table 17-1. SMOD2 application criteria in Mode 2

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate <b>X2</b>	Enhanced function	± 2%
1	1	Double Baud Rate <b>X4</b>	Enhanced function	± 1%

### 17.7.3. Baud Rate in Mode 1 & 3

#### 17.7.3.1 Using Timer 1 as the Baud Rate Generator

$$\text{Mode 1, 3 Baud Rate} = \frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{32} \times \frac{F_{\text{SYSCLK}}}{12 \times (256 - \text{TH1})} ; \text{T1X12}=0$$

$$\text{or} = \frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{32} \times \frac{F_{\text{SYSCLK}}}{1 \times (256 - \text{TH1})} ; \text{T1X12}=1$$

Note:

If SMOD2=0, T1X12=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 17-2 defines the Baud Rate setting with SMOD2 factor in Timer 1 baud rate generator.

# MG82FG5B32/16/08

Table 17–2. SMOD2 application criteria in Mode 1 & 3 using Timer 1

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate <b>X2</b>	Enhanced function	± 2%
1	1	Double Baud Rate <b>X4</b>	Enhanced function	± 1%

Table 17–3 ~ Table 17–10 list various commonly used baud rates and how they can be obtained from Timer 1 in its 8-Bit Auto-Reload Mode.

Table 17–3. Timer 1 Generated Commonly Used Baud Rates @  $F_{SYSCLK}=11.0592\text{MHz}$

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	232	208	0.0%	--	--	--
2400	244	232	0.0%	112	--	0.0%
4800	250	244	0.0%	184	112	0.0%
9600	253	250	0.0%	220	184	0.0%
14400	254	252	0.0%	232	208	0.0%
19200	--	253	0.0%	238	220	0.0%
28800	255	254	0.0%	244	232	0.0%
38400	--	--	--	247	238	0.0%
57600	--	255	0.0%	250	244	0.0%
115200	--	--	--	253	250	0.0%
230400	--	--	--	--	253	0.0%

Table 17–4. Timer 1 Generated High Baud Rates @  $F_{SYSCLK}=11.0592\text{MHz}$

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
230.4K	--	255	0.0%	250	244	0.0%
460.8K	--	--	--	253	250	0.0%
691.2K	--	--	--	254	252	0.0%
921.6K	--	--	--	--	253	0.0%
1.3824M	--	--	--	255	<del>254</del>	0.0%
2.7648M	--	--	--	--	<del>255</del>	0.0%

Table 17–5. Timer 1 Generated Commonly Used Baud Rates @ F<sub>SYSClk</sub>=22.1184MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	208	160	0.0%	--	--	--
2400	232	208	0.0%	--	--	0.0%
4800	244	232	0.0%	112	--	0.0%
9600	250	244	0.0%	184	112	0.0%
14400	252	248	0.0%	208	160	0.0%
19200	253	250	0.0%	220	184	0.0%
28800	254	252	0.0%	232	208	0.0%
38400	--	253	0.0%	238	220	0.0%
57600	255	254	0.0%	244	232	0.0%
115200	--	255	0.0%	250	244	0.0%
230400	--	--	--	253	250	0.0%
460800	--	--	--	--	253	0.0%

Table 17–6. Timer 1 Generated High Baud Rates @ F<sub>SYSClk</sub>=22.1184MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
460.8K	--	255	0.0%	250	244	0.0%
691.2K	--	--	--	252	248	0.0%
921.6K	--	--	--	253	250	0.0%
1.3824M	--	--	--	254	252	0.0%
1.8432M	--	--	--	--	253	0.0%
2.7648M	--	--	--	255	<del>254</del>	0.0%
5.5296M	--	--	--	--	<del>255</del>	0.0%

Table 17–7. Timer 1 Generated Commonly Used Baud Rates @ F<sub>SYSClk</sub>=12.0MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	230	204	0.16%	--	--	--
2400	243	230	0.16%	100	--	0.16%
4800	--	243	0.16%	178	100	0.16%
9600	--	--	--	217	178	0.16%
14400	--	--	--	230	204	0.16%
19200	--	--	--	--	217	0.16%
28800	--	--	--	243	230	0.16%
38400	--	--	--	246	236	2.34%
57600	--	--	--	--	243	0.16%
115200	--	--	--	--	--	--

# MG82FG5B32/16/08

Table 17–8. Timer 1 Generated High Baud Rates @ F<sub>SYSCLK</sub>=12.0MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
115.2K	--	--	--	243	230	0.16%
230.4K	--	--	--	--	243	0.16%
460.8K	--	--	--	--	--	--

Table 17–9. Timer 1 Generated Commonly Used Baud Rates @ F<sub>SYSCLK</sub>=24.0MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	204	152	0.16%	--	--	--
2400	230	204	0.16%	--	--	--
4800	243	230	0.16%	100	--	0.16%
9600	--	243	0.16%	178	100	0.16%
14400	--	--	--	204	152	0.16%
19200	--	--	--	217	178	0.16%
28800	--	--	--	230	204	0.16%
38400	--	--	--	--	217	0.16%
57600	--	--	--	243	230	0.16%
115200	--	--	--	--	243	0.16%

Table 17–10. Timer 1 Generated High Baud Rates @ F<sub>SYSCLK</sub>=24.0MHz

Baud Rate	TH1, the Reload Value					
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
230.4K	--	--	--	243	230	0.16%
460.8K	--	--	--	--	243	0.16%
691.2K	--	--	--	--	--	--
921.6K	--	--	--	--	--	--

17.7.3.2 Using Timer 2 as the Baud Rate Generator

When Timer 2 is used as the baud rate generator (either TCLK or RCLK in T2CON is '1'), the baud rate is as follows.

$$\text{Mode 1, 3 Baud Rate} = \frac{2^{\text{SMOD2} \times (\text{SMOD1} + 1)} \times F_{\text{SYSCLK}}}{32 \times (65536 - (\text{RCAP2H}, \text{RCAP2L}))}; \text{T2X12}=0$$

$$\text{or} = \frac{2^{\text{SMOD2} \times (\text{SMOD1} + 1)} \times F_{\text{SYSCLK}}}{16 \times (65536 - (\text{RCAP2H}, \text{RCAP2L}))}; \text{T2X12}=1$$

Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 17–11 defines the Baud Rate setting with SMOD2 factor in Timer 2 baud rate generator.

Table 17–11. SMOD2 application criteria in Mode 1 & 3 using Timer 2

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	X	Default Baud Rate	Standard function	± 3%
1	0	Double Baud Rate	Enhanced function	± 3%
1	1	Double Baud Rate <b>X2</b>	Enhanced function	± 2%

Table 17–12 ~ Table 17–19 list various commonly used baud rates and how they can be obtained from Timer 2 in its Baud-Rate Generator Mode.

Table 17–12. Timer 2 Generated Commonly Used Baud Rates @ F<sub>SYSCLK</sub>=11.0592MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	65248	65248	0.0%	64960	64960	0.0%
2400	65392	65392	0.0%	65248	65248	0.0%
4800	65464	65464	0.0%	65392	65392	0.0%
9600	65500	65500	0.0%	65464	65464	0.0%
14400	65512	65512	0.0%	65488	65488	0.0%
19200	65518	65518	0.0%	65500	65500	0.0%
28800	65524	65524	0.0%	65512	65512	0.0%
38400	65527	65527	0.0%	65518	65518	0.0%
57600	65530	65530	0.0%	65524	65524	0.0%
115200	65533	65533	0.0%	65530	65530	0.0%
230400	--	--	--	65533	65533	0.0%

Table 17–13. Timer 2 Generated High Baud Rates @ F<sub>SYSCLK</sub>=11.0592MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
230.4K	65533	65530	0.0%	65530	65524	0.0%
460.8K	--	65533	0.0%	65533	65530	0.0%
691.2K	65535	65534	0.0%	65534	65532	0.0%
921.6K	--	--	--	--	65533	0.0%
1.3824M	--	65535	0.0%	65535	<del>65534</del>	0.0%

# MG82FG5B32/16/08

2.7648M	--	--	--	--	<del>65535</del>	0.0%
---------	----	----	----	----	------------------	------

Table 17–14. Timer 2 Generated Commonly Used Baud Rates @ F<sub>SYSCLK</sub>=22.1184MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	64960	64960	0.0%	64384	64384	0.0%
2400	65248	65248	0.0%	64960	64960	0.0%
4800	65392	65392	0.0%	65248	65248	0.0%
9600	65464	65464	0.0%	65392	65392	0.0%
14400	65488	65488	0.0%	65440	65440	0.0%
19200	65500	65500	0.0%	65464	65464	0.0%
28800	65512	65512	0.0%	65488	65488	0.0%
38400	65518	65518	0.0%	65500	65500	0.0%
57600	65524	65524	0.0%	65512	65512	0.0%
115200	65530	65530	0.0%	65524	65524	0.0%
230400	65533	65533	0.0%	65530	65530	0.0%
460800	--	--	--	65533	65533	0.0%

Table 17–15. Timer 2 Generated High Baud Rates @ F<sub>SYSCLK</sub>=22.1184MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
460.8K	65533	65530	0.0%	65530	65524	0.0%
691.2K	65534	65532	0.0%	65532	65528	0.0%
921.6K	--	65533	0.0%	65533	65530	0.0%
1.3824M	65535	65534	0.0%	65534	65532	0.0%
1.8432M	--	--	--	--	65533	0.0%
2.7648M	--	65535	0.0%	65535	<del>65534</del>	0.0%
5.5296M	--	--	--	--	<del>65535</del>	0.0%

Table 17–16. Timer 2 Generated Commonly Used Baud Rates @ F<sub>SYSCLK</sub>=12.0MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	65224	65224	0.16%	64912	64912	0.16%
2400	65380	65380	0.16%	65224	65224	0.16%
4800	65458	65458	0.16%	65380	65380	0.16%
9600	65497	65497	0.16%	65458	65458	0.16%
14400	65510	65510	0.16%	65484	65484	0.16%
19200	65516	65516	2.34%	65497	65497	0.16%
28800	65523	65523	0.16%	65510	65510	0.16%
38400	--	--	--	65516	65516	2.34%
57600	--	--	--	65523	65523	0.16%
115200	--	--	--	--	--	--

Table 17–17. Timer 2 Generated High Baud Rates @ F<sub>SYSCLK</sub>=12.0MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
115.2K	--	65523	0.16%	65523	65510	0.16%
230.4K	--	--	--	--	65523	0.16%
460.8K	--	--	--	--	--	--

Table 17–18. Timer 2 Generated Commonly Used Baud Rates @ F<sub>SYSCLK</sub>=24.0MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	64912	64912	0.16%	64288	64288	0.16%
2400	65224	65224	0.16%	64912	64912	0.16%
4800	65380	65380	0.16%	65224	65224	0.16%
9600	65458	65458	0.16%	65380	65380	0.16%
14400	65484	65484	0.16%	65432	65432	0.16%
19200	65497	65497	0.16%	65458	65458	0.16%
28800	65510	65510	0.16%	65484	65484	0.16%
38400	65516	65516	2.34%	65497	65497	0.16%
57600	65523	65523	0.16%	65510	65510	0.16%
115200	--	--	--	65523	65523	0.16%

Table 17–19. Timer 2 Generated High Baud Rates @ F<sub>SYSCLK</sub>=24.0MHz

Baud Rate	[RCAP2H, RCAP2L], the Reload Value					
	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
230.4K	--	65523	0.16%	65523	65510	0.16%
460.8K	--	--	--	--	65523	0.16%
691.2K	--	--	--	--	--	--
921.6K	--	--	--	--	--	--

### 17.7.3.3 Using S1 Baud Rate Timer as the Baud Rate Generator

The secondary UART (S1) in **MG82FG5BXX** has an independent baud-rate generator. S0 can set URTS (S0CFG.7) to select the S1BRT as the timer source for UART Mode 1 and Mode 3. See Section “18.6 S1 Baud Rate Generator (S1BRG) for S0” for details for the S0 baud rate select.

## 17.8. Serial Port 0 Mode 4 (SPI Master)

The Serial Port of **MG82FG5BXX** is embedded an additional Mode 4 to support SPI master engine. The Mode 4 is selected by SM30, SM00 and SM10. [Table 17–20](#) shows the serial port mode definition in **MG82FG5BXX**.

Table 17–20. Serial Port 0 Mode Selection

SM30	SM00	SM10	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCCLK/12 or SYSCCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCCLK/64, /32
0	1	1	3	9-bit UART	variable
1	0	0	4	<b>SPI Master</b>	SYSCCLK/12 or SYSCCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

URM0X3 also controls the SPI transfer speed. If URM0X3 = 0, the SPI clock frequency is SYSCCLK/12. If URM0X3 = 1, the SPI clock frequency is SYSCCLK/4.

The SPI master in **MG82FG5BXX** uses the TXD0 as SPICLK, RXD0 as MOSI, and S0MI as MISO. nSS is selected by MCU software on other port pin. [Figure 17–10](#) shows the SPI connection. It also can support the configuration for multiple slaves communication in [Figure 17–11](#).

Figure 17–10. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0)





Figure 17–11. Serial Port 0 Mode 4, Single Master and Multiple Slaves configuration (n = 0)




The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MG82FG5BXX** uses an easy way by initialize SPI clock assigned port pin (TXD0, P3.1/P4.5) polarity to fit them. Table 17–21 shows the serial port Mode 4 mapping with the four SPI operating mode.

Table 17–21. SPI mode mapping with Serial Port 0 Mode 4 configuration

SPI Mode	CPOL	CPHA	Configuration in <b>MG82FG5BXX</b> when TXD0 on P3.1
0	0	0	Clear P3.1 to “0”
1	0	1	Clear P3.1 to “0”
2	1	0	Set P3.1 to “1”
3	1	1	Set P3.1 to “1”


For bit order control (DORD) on SPI serial transfer, **MG82FG5BXX** provides a SFR, BOREV, to reverse the bit order by software program. After MCU writing a MSB first data format to BOREV, MCU will get the LSB first data by reading BOREV back. The SPI master engine in serial port 0 Mode 4 is the LSB first transferred which is same as serial port 0 Mode 0. To support SPI MSB first shift, MCU must use the BOREV write/read operation to reverse the data bit order for SPI IN/OUT transmission. Figure 17–12 shows the BOREV configuration.

Figure 17–12. SFR BOREV read/write configuration



Transmission is initiated by any instruction that uses S0BUF as a destination register. The “write to S0BUF” signal triggers the UART engine to start the transmission. The data in the S0BUF would be shifted onto the RXD0 pin as MOSI serial data. The SPI shift clock is built on the TXD0 pin for SPICLK output. After eight raising edge of shift clocks passing, TIO would be asserted by hardware to indicate the end of transmission. And the contents on the S0MI pin would be sampled and shifted into shift register. Then, “read S0BUF” can get the SPI shift-in data. Figure 17–13 shows the transmission waveform in Mode 0. R10 will not be asserted in Mode 4.

Figure 17–13. Serial Port 0 Mode 4 transmission waveform (n = 0)



# MG82FG5B32/16/08

## 17.9. Serial Port 0 Register

All the four operation modes of the serial port are the same as those of the standard 8051 except the baud rate setting. Three registers, PCON, AUXR2 and **SOCFG**, are related to the baud rate setting:

### S0CON: Serial port 0 Control Register

SFR Page = 0 only

SFR Address = 0x98

RESET = 0000-0000

7	6	5	4	3	2	1	0
SM00/FE	SM10	SM20	REN0	TB80	RB80	TI0	RI0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: FE, Framing Error bit. The SMOD0 bit must be set to enable access to the FE bit.

0: The FE bit is not cleared by valid frames but should be cleared by software.

1: This bit is set by the receiver when an invalid stop bit is detected.

Bit 7: Serial port 0 mode bit 0, (SMOD0 must = 0 to access bit SM00)

Bit 6: Serial port 0 mode bit 1.

SM30	SM00	SM10	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCCLK/12 or SYSCCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCCLK/64, /32, /16 or /8
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCCLK/12 or SYSCCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 0 mode bit 2.

0: Disable SM20 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM20=1, RI0 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM20=1 then RI0 will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In Mode 0, SM20 should be 0.

Bit 4: REN0, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB80, The 9<sup>th</sup> data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB80, In Modes 2 and 3, the 9<sup>th</sup> data bit that was received. In Mode 1, if SM20 = 0, RB80 is the stop bit that was received. In Mode 0, RB80 is not used.

Bit 1: TI0. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8<sup>th</sup> bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI0. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8<sup>th</sup> bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM20).

**S0BUF: Serial port 0 Buffer Register**

SFR Page = 0 only

SFR Address = 0x99

RESET = XXXX-XXXX

7	6	5	4	3	2	1	0
S0BUF.7	S0BUF.6	S0BUF.5	S0BUF.4	S0BUF.3	S0BUF.2	S0BUF.1	S0BUF.0
R/W							

Bit 7~0: It is used as the buffer register in transmission and reception.

**SADDR: Slave Address Register**

SFR Page = 0~F

SFR Address = 0xA9

RESET = 0000-0000

7	6	5	4	3	2	1	0
R/W							

**SADEN: Slave Address Mask Register**

SFR Page = 0~F

SFR Address = 0xB9

RESET = 0000-0000

7	6	5	4	3	2	1	0
R/W							

SADDR register is combined with SADEN register to form Given/Broadcast Address for automatic address recognition. In fact, SADEN functions as the “mask” register for SADDR register. The following is the example for it.

SADDR = 1100 0000

SADEN = 1111 1101

Given = 1100 00x0



The Given slave address will be checked except bit 1 is treated as “don’t care”

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zero in this result is considered as “don’t care”. Upon reset, SADDR and SADEN are loaded with all 0s. This produces a Given Address of all “don’t care” and a Broadcast Address of all “don’t care”. This disables the automatic address detection feature.

**PCON0: Power Control Register 0**

SFR Page = 0~F

SFR Address = 0x87

POR = 0001-0000, RESET = 000X-0000

7	6	5	4	3	2	1	0
SMOD1	SMOD0	GF	POF	GF1	GF0	PD	IDL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SMOD1, double Baud rate control bit.

0: Disable double Baud rate of the UART.

1: Enable double Baud rate of the UART in mode 1, 2, or 3.

Bit 6: SMOD0, Frame Error select.

0: S0CON.7 is SM0 function.

1: S0CON.7 is FE function. Note that FE will be set after a frame error regardless of the state of SMOD0.

## MG82FG5B32/16/08

### S0CFG: Serial Port 0 Configuration Register

SFR Page = 0 only

SFR Address = 0x9C

RESET = 0000-100X

7	6	5	4	3	2	1	0
URTS	SMOD2	URM0X3	SM30	S0DOR	BTI	UTIE	--
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W

Bit 7: URTS, UART0 Timer Selection.

0: Timer 1 or Timer 2 can be used as the Baud Rate Generator in Mode 1 and Mode 3.

1: Timer 1 overflow signal is replaced by the UART1 Baud Rate Timer overflow signal when Timer 1 is selected as the Baud Rate Generator in Mode1 or Mode 3 of the UART0. (Refer Section “17.7.3 Baud Rate in Mode 1 & 3”.)

Bit 6: SMOD2, UART0 extra double baud rate selector.

0: Disable extra double baud rate for UART0.

1: Enable extra double baud rate for UART0.

Bit 5: URM0X3, Serial Port mode 0 and mode 4 baud rate selector.

0: Clear to select SYSClk/12 as the baud rate for UART Mode 0 and Mode 4.

1: Set to select SYSClk/4 as the baud rate for UART Mode 0 and Mode 4.

Bit 4: SM30, Serial Port Mode control bit 3.

0: Disable Serial Port Mode 4.

1: Enable SM30 to control Serial Port Mode 4, SPI Master. Refer S0CON description for more S0 mode selecting information.

Bit 3: S0DOR, Serial Port 0 data order control in mode 4.

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S0DOR is set to “1” in default.

Bit 2: BTI, Block TI0 in Serial Port 0 Interrupt.

0: Retain the TI0 to be a source of Serial Port 0 Interrupt.

1: Block TI0 to be a source of Serial Port 0 Interrupt.

Bit 1: UTIE, S0 TI0 Enabled in system flag interrupt.

0: Disable the interrupt vector sharing for TI0 in system flag interrupt.

1: Set TI0 flag will share the interrupt vector with system flag interrupt.

Bit 0: Reserved. Software must write “0” on this bit when S0CFG is written.

### AUXR2: Auxiliary Register 2

SFR Page = 0~F

SFR Address = 0xA3

RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSClk/12.

1: Set to select SYSClk as the clock source. If set, the UART0 baud rate by Timer 1 in Mode 1 and Mode 3 is 12 times than standard 8051 function.

## 18. Serial Port 1 (UART1)

The **MG82FG5BXX** is equipped with a secondary UART (hereafter, called UART1), which also has 5 operation modes the same as the first UART (UART0) except the following differences:

- (1) The UART1 has no enhanced functions: Framing Error Detection and Auto Address Recognition.
- (2) The UART1 use the dedicated Baud Rate Timer as its Baud Rate Generator (S1BRG).
- (3) The UART1 uses TXD1 (P1.3/P3.4) and RXD1 (P1.2/P3.3) for transmit and receive, respectively.
- (4) The Baud Rate Generator provide the toggle source for S1CKO and peripheral clock.
- (5) S1 + S1BRG can be configured to an 8-bit auto-reload timer with port change detection.
- (6) In mode 0 and mode 4, S1TX12 of UART1 is the same function as URM0X3 in UART0.

The UART1 and UART0 in **MG82FG5BXX** can operate simultaneously in identical or different modes and communication speeds.

### 18.1. Serial Port 1 Baud Rate Generator (S1BRG)

The **MG82FG5BXX** has an embedded Baud Rate Generator to generate the UART clock for serial port 1 operation in mode 1 and mode 3. It is constructed by an 8-bit up-counter, S1BRC, and an 8-bit reload register, S1BRT. The overflow of S1BRC, S1TOF, is the time base of UART1 serial engine in mode 1 and mode 3 and triggers the S1BRT content reloaded into S1BRC for the consecutive counting.

This baud rate generator can also provide the time base for serial port 0 by software configured. There is an addition clock output, S1CKO, from the S1BRC overflow rate by 2 (S1TOF/2). S1TOF also supplies the toggle source for UART0, PCA, SPI, TWI0, TWI1 and ADC clock input. Regardless S1 engine is running or pending, S1BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 1 Baud Rate Generator is shown in [Figure 18–1](#).

Figure 18–1. S1BRG configuration (S1TME=0)






Table 18–2. S1BRG Generated Commonly Used Baud Rates @ F<sub>SYSClk</sub>=22.1184MHz

Baud Rate	S1BRT, Reload Value of S1BRG					
	S1TX12=0			S1TX12=1		
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error
1200	208	160	0.0%	--	--	--
2400	232	208	0.0%	--	--	0.0%
4800	244	232	0.0%	112	--	0.0%
9600	250	244	0.0%	184	112	0.0%
14400	252	248	0.0%	208	160	0.0%
19200	253	250	0.0%	220	184	0.0%
28800	254	252	0.0%	232	208	0.0%
38400	--	253	0.0%	238	220	0.0%
57600	255	254	0.0%	244	232	0.0%
115200	--	255	0.0%	250	244	0.0%
230400	--	--	--	253	250	0.0%
460800	--	--	--	--	253	0.0%

Table 18–3. S1BRG Generated Commonly Used Baud Rates @ F<sub>SYSClk</sub>=12.0MHz

Baud Rate	S1BRT, Reload Value of S1BRG					
	S1TX12=0			S1TX12=1		
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error
1200	230	204	0.16%	--	--	--
2400	243	230	0.16%	100	--	0.16%
4800	--	243	0.16%	178	100	0.16%
9600	--	--	--	217	178	0.16%
14400	--	--	--	230	204	0.16%
19200	--	--	--	--	217	0.16%
28800	--	--	--	243	230	0.16%
38400	--	--	--	246	236	2.34%
57600	--	--	--	--	243	0.16%
115200	--	--	--	--	--	--

Table 18–4. S1BRG Generated Commonly Used Baud Rates @ F<sub>SYSClk</sub>=24.0MHz

Baud Rate	S1BRT, Reload Value of S1BRG					
	S1TX12=0			S1TX12=1		
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error
1200	204	152	0.16%	--	--	--
2400	230	204	0.16%	--	--	--
4800	243	230	0.16%	100	--	0.16%
9600	--	243	0.16%	178	100	0.16%
14400	--	--	--	204	152	0.16%
19200	--	--	--	217	178	0.16%
28800	--	--	--	230	204	0.16%
38400	--	--	--	--	217	0.16%
57600	--	--	--	243	230	0.16%
115200	--	--	--	--	243	0.16%

## 18.3. Serial Port 1 Mode 4 (SPI Master)

The Serial Port of **MG82FG5BXX** is embedded Mode 4 to support SPI master engine. The Mode 4 is selected by SM31, SM01 and SM11. [Table 18–5](#) shows the serial port mode definition in **MG82FG5BXX**.

Table 18–5. Serial Port 1 Mode Selection

SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCCLK/12 or SYSCCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCCLK/64, /32
0	1	1	3	9-bit UART	variable
1	0	0	4	<b>SPI Master</b>	SYSCCLK/12 or SYSCCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

S1TX12 also controls the SPI transfer speed. If S1TX12 = 1, the SPI clock frequency is SYSCCLK/4. Otherwise, the SPI clock frequency is SYSCCLK/12 .

The SPI master in **MG82FG5BXX** uses the TXD1 as SPICLK, RXD1 as MOSI, and S1MI as MISO. nSS is selected by MCU software on other port pin. [Figure 18–2](#) shows the SPI connection. It also can support the configuration for multiple slaves communication in [Figure 18–3](#).

Figure 18–2. Serial Port Mode 4, Single Master and Single Slave configuration (n = 1)





Figure 18–3. Serial Port Mode 4, Single Master and Multiple Slaves configuration (n = 1)




The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MG82FG5BXX** uses an easy way by initialize SPI clock assigned port pin (TXD1, P1.3/P3.4) polarity to fit them. Table 18–6 shows the serial port Mode 4 mapping with the four SPI operating mode.

Table 18–6. SPI mode mapping with Serial Port Mode 4 configuration

SPI Mode	CPOL	CPHA	Configuration in <b>MG82FG5BXX</b> when TXD1 on P1.3
0	0	0	Clear P1.3 to “0”
1	0	1	Clear P1.3 to “0”
2	1	0	Set P1.3 to “1”
3	1	1	Set P1.3 to “1”


For bit order control (DORD) on SPI serial transfer, **MG82FG5BXX** provides a SFR, BOREV, to reverse the bit order by software program. After MCU writing a MSB first data format to BOREV, MCU will get the LSB first data by reading BOREV back. The SPI master engine in serial port 1 Mode 4 is the LSB first transferred which is same as serial port 1 Mode 0. To support SPI MSB first shift, MCU must use the BOREV write/read operation to reverse the data bit order for SPI IN/OUT transmission. Figure 18–4 shows the BOREV configuration.

Figure 18–4. SFR BOREV read/write configuration



Transmission is initiated by any instruction that uses S1BUF as a destination register. The “write to S1BUF” signal triggers the UART engine to start the transmission. The data in the S1BUF would be shifted onto the RXD1 pin as MOSI serial data. The SPI shift clock is built on the TXD1 pin for SPICLK output. After eight raising edge of shift clocks passing, TI1 would be asserted by hardware to indicate the end of transmission. And the contents on the S1MI pin would be sampled and shifted into shift register. Then, “read S1BUF” can get the SPI shift-in data. Figure 18–5 shows the transmission waveform in Mode 0. RI1 will not be asserted in Mode 4.

Figure 18–5. Serial Port Mode 4 transmission waveform (n = 1)




**18.4. Pure Timer Mode of S1BRG**

If the UART1 is not necessary in application or pending by software, setting S1TME=1 in the **MG82FG5BXX** provides the pure timer operating mode on S1 Baud Rate Generator (S1BRG). This timer operates as an 8-bit auto-reload timer and provides the overflow flag which is set on the TI1 (S1CON.1). The RI1 (S1CON.0) serves the port change detector on RXD1 port pin. Both of TI1 and RI1 in this mode keep the interrupt capability on UART1 interrupt resource and have the individual interrupt enabled control (TB81 & REN1). RB81 selects the RI1 detection level on RXD1 port input. If RB81=0, RI1 will be set by REN1=1 and RXD1 pin falling edge detecting. Otherwise, RI1 will detect the rising edge on RXD1 port pin. In MCU power-down mode, the RI1 is forced to level-sensitive operation and has the capability to wake up CPU if UART1 interrupt is enabled.

This pure timer mode has a clock input option from Timer 1 overflow which is a cascaded counter to perform a 16-bit timer. When S1BRC overflows, it can be the clock source of UART0, PCA, ADC, SPI, TWI0 and TWI1 or toggle the port pin output. "S1CKOE=1" enables the S1CKO output on port pin and masks the RI1 interrupt.

The configuration of the Pure Timer mode of S1BRG is shown in [Figure 18-6](#).

Figure 18-6. Timer Mode Configuration for S1BRG (S1TME=1)






**18.6. S1 Baud Rate Generator (S1BRG) for S0**

In the Mode 1 and Mode 3 operation of the UART0, the software can select Timer 1 as the Baud Rate Generator by clearing bits TCLK and RCLK in T2CON register. At this time, if URTS bit (S0CFG.7) is set, then Timer 1 overflow signal will be replaced by the overflow signal of the UART1 Baud Rate Generator (S1BRG). In other words, the user can adopt S1BRG as the Baud Rate Generator for Mode 1 or Mode 3 of the UART0 as long as RCLK=0, TCLK=0 and URTS=1. In this condition, Timer 1 is free for other application. Of course, if UART1 (Mode 1 or Mode 3) is also operated at this time, these two UARTs will have the same baud rates.

Figure 18–8. Additional Baud Rate Source for the UART0



### 18.7. Serial Port 1 Register

The following special function registers are related to the operation of the UART1:

**S1CON: Serial port 1 Control Register**

SFR Page = 1 only

SFR Address = 0x98

RESET = 0000-0000

7	6	5	4	3	2	1	0
SM01	SM11	SM21	REN1	TB81	RB81	TI1	RI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM01, Serial port 1 mode bit 0.

Bit 6: SM11, Serial port 1 mode bit 1.

SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSClk/12 or SYSClk/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSClk/64 or SYSClk/32
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSClk/12 or SYSClk/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 0 mode bit 2.

0: Disable SM21 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM21=1, RI1 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM21=1 then RI1 will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In Mode 0, SM21 should be 0.

Bit 4: REN1, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB81, The 9<sup>th</sup> data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB81, In Modes 2 and 3, the 9<sup>th</sup> data bit that was received. In Mode 1, if SM21 = 0, RB81 is the stop bit that was received. In Mode 0, RB81 is not used.

Bit 1: TI1. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8<sup>th</sup> bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI1. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8<sup>th</sup> bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM21).

## S1BUF: Serial port 1 Buffer Register

SFR Page = 1 only

SFR Address = 0x99

RESET = XXXX-XXXX

7	6	5	4	3	2	1	0
S1BUF.7	S1BUF.6	S1BUF.5	S1BUF.4	S1BUF.3	S1BUF.2	S1BUF.1	S1BUF.0
R/W							

Bit 7~0: It is used as the buffer register in transmission and reception.

## S1BRT: Serial port 1 Baud Rate Timer Reload Register

SFR Page = 1 only

SFR Address = 0x9A

RESET = 0000-0000

7	6	5	4	3	2	1	0
S1BRT.7	S1BRT.6	S1BRT.5	S1BRT.4	S1BRT.3	S1BRT.2	S1BRT.1	S1BRT.0
R/W							

Bit 7~0: Used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

## S1BRC: Serial port 1 Baud Rate Counter Register

SFR Page = 1 only

SFR Address = 0x9B

RESET = 0000-0000

7	6	5	4	3	2	1	0
S1BRC.7	S1BRC.6	S1BRC.5	S1BRC.4	S1BRC.3	S1BRC.2	S1BRC.1	S1BRC.0
R/W							

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S1CFG.S1TME = 0, software writing S1BRT will store the data content to S1BRT and S1BRC concurrently.

## S1CFG: Serial Port 1 Configuration Register

SFR Page = 1 only

SFR Address = 0x9C

RESET = 0010-0000

7	6	5	4	3	2	1	0
SM31	0	1	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM31, Serial Port 1 Mode control bit 3. Refer to S1CON description.

Bit 6~5: Reserved. Software must write "01" on these bits when S1CFG is written.

Bit 4: S1TR, UART1 Baud Rate Generator control bit.

0: Clear to turn off the S1BRG.

1: Set to turn on S1BRG.

Bit 3: S1MOD1, UART1 double baud rate enable bit.

0: Disable the double baud rate function for UART1.

1: Enable the double baud rate function for UART1.

Bit 2: S1TX12, UART1 Baud Rate Generator clock source select

0: Clear to select SYSCLK/12 as the clock source for S1BRG.

1: Set to select SYSCLK as the clock source for S1BRG.

Bit 1: S1CKOE, Serial Port 1 BRG Clock Output Enable.

0: Disable the S1CKO output on the port pin.

1: Enable the S1CKO output on the port pin.

Bit 0: S1TME, Serial port 1 BRG Timer Mode Enabled.

0: Keep S1BRG to service Serial Port 1 (UART1).

1: Disable Serial Port 1 function and release the S1BRG as an 8-bit auto-reload timer. In this mode, there is an additional function for RXD1 port pin change detector.

**AUXR1: Auxiliary Control Register 1**

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	<b>P3S1</b>	<b>P3S1MI</b>	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX (AUXR1.1) is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5. S1MI is the SPI serial data input of the S1 Mode 4 (SPI master).

P3S1MI	S1MI
0	P1.0
1	P3.5

**18.8. Serial Port Sample Code**

(1). Required Function: IDLE mode with RI wake-up capability

Assembly Code Example:

```
ORG 00023h
uart_ri_idle_isr:
JB RI,RI_ISR      ;
JB TI,TI_ISR      ;
RETI              ;

RI_ISR:
; Process
CLR RI            ;
RETI              ;

TI_ISR:
; Process
CLR TI            ;
RETI              ;

main:
CLR TI            ;
CLR RI            ;
SETB SM1          ;
SETB REN          ; 8bit Mode2, Receive Enable

MOV IP0L,#PSL     ; Select S0 interrupt priority
MOV IP0H,#PSH     ;

SETB ES           ; Enable S0 interrupt
SETB EA           ; Enable global interrupt

ORL PCON0,#IDL;   ; Set MCU into IDLE mode
```

C Code Example:

```
void uart_ri_idle_isr(void) interrupt 4
{
    if(RI)
        RI=0;    // to do ...

    if(TI)
        TI=0;    // to do ...
}

void main(void)
{
    TI = RI = 0;
    SM1 = REN = 1;    // 8bit Mode2, Receive Enable

    IP0L = PSL;    // Select S0 interrupt priority
    IP0H = PSH;

    ES = 1;    // Enable S0 interrupt
    EA = 1;    // Enable global interrupt

    PCON |= IDL;    // Set MCU into IDLE mode
}
```

## 19. Programmable Counter Array (PCA)

The **MG82FG5BXX** is equipped with a Programmable Counter Array (PCA), which provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

### 19.1. PCA Overview

The PCA consists of a dedicated timer/counter which serves as the time base for an array of **8** compare/capture modules. **Figure 19–1** shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port 2 pin. If the module is not using the port pin, the pin can still be used for standard I/O.


Module 0~5 can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer (Compare)
- High Speed Output (Compare Output)
- Pulse Width Modulator Output (PWM)

Module 6 and module 7 only support PWM output mode.

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.

Figure 19–1. PCA Block Diagram



## 19.2. PCA Timer/Counter


The timer/counter for the PCA is an auto-reload 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values), CHRL, CLRL (the high and low bytes reload registers), as shown in Figure 19–2. CHRL and CLRL are reloaded to CH and CL at each time overflow on {CH + CL} counter which can change the PCA cycle time for variable PWM resolution, such as 7-bit or 9-bit PWM.

{CH + CL} is the common time base for all modules and its clock input can be selected from the following source:

- 1/12 the system clock frequency,
- 1/2 the system clock frequency,
- the Timer 0 overflow, which allows for a range of slower clock inputs to the timer.
- External clock input, 1-to-0 transitions, on ECI pin (P2.1/P3.2).

Special Function Register CMOD contains the Count Pulse Select bits (CPS2, CPS1 and CPS0) to specify the PCA timer input. When CPS[2:0] indexes CKMIX16 or MCKDO, the frequency of the input clock sources must  $\geq$  CPUCLK x4 and  $\geq$  SYSCLK x2. And the PCA interrupt is not available under these conditions. This register also contains the ECF bit which enables an interrupt when the counter overflows. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption during Idle mode.

Figure 19–2. PCA Timer/Counter



### CMOD: PCA Counter Mode Register

SFR Page = 0~F

SFR Address = 0xD9

RESET = 0000-0000

7	6	5	4	3	2	1	0
CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF
R/W	R/W						

Bit 7: CIDL, PCA counter Idle control.

0: To keep the PCA counter continue function available during Idle mode.

1: The PCA counter be gated off during Idle mode.

Bit 6–4: BME4/2/0. Reserved for test mode. Software must write “0” on this bit when the CMOD is written.

Bit 3~1: CPS2-CPS0, PCA counter clock source select bits.

CPS2	CPS1	CPS0	PCA Clock Source
0	0	0	Internal clock, (system clock)/12
0	0	1	Internal clock, (system clock)/2
0	1	0	Timer 0 overflow
0	1	1	External clock at the ECI pin
1	0	0	CKMIX16
1	0	1	SYSCLK
1	1	0	S1BRG overflow
1	1	1	MCKDO

Note: When CPS[2:0] indexes CKMIX16 or MCKDO, needs to follow the conditions:

1. The source frequency must  $\geq$  CPUCLK x4.
2. The source frequency must  $\geq$  SYSCLK x2.
3. Only support PCA PWM mode.
4. The PCA interrupt is not available under these conditions.

Bit 0: ECF, Enable PCA counter overflow interrupt.

0: Disables an interrupt when CF bit (in CCON register) is set.

1: Enables an interrupt when CF bit (in CCON register) is set.

The CCON register shown below contains the run control bit for the PCA and the flags for the PCA timer and each module. To run the PCA, the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. CCF0 to CCF5 are the interrupt flags for module 0 to module 5, respectively, and they are set by hardware when either a match or a capture occurs. These flags can only be cleared by software. The PCA interrupt system is shown [Figure 19–3](#).

**CCON: PCA Counter Control Register**

SFR Page = 0~F

SFR Address = 0xD8

RESET = 0000-0000

7	6	5	4	3	2	1	0
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: CF, PCA Counter Overflow flag.

0: Only be cleared by software.

1: Set by hardware when the counter rolls over. CF flag can generate an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software.

Bit 6: CR, PCA Counter Run control bit.

0: Must be cleared by software to turn the PCA counter off.

1: Set by software to turn the PCA counter on.

Bit 5: CCF5, PCA Module 5 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 4: CCF4, PCA Module 4 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 3: CCF3, PCA Module 3 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 2: CCF2, PCA Module 2 interrupt flag.

0: Must be cleared by software.


1: Set by hardware when a match or capture occurs.

# MG82FG5B32/16/08

Bit 1: CCF1, PCA Module 1 interrupt flag.  
 0: Must be cleared by software.  
 1: Set by hardware when a match or capture occurs.

Bit 0: CCF0, PCA Module 0 interrupt flag.  
 0: Must be cleared by software.  
 1: Set by hardware when a match or capture occurs.

Figure 19–3. PCA Interrupt System



## 19.3. Compare/Capture Modules

Each of the compare/capture module 0~5 has a mode register called CCAPMn (n = 0,1,2,3,4 or 5) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's interrupt flag is set.

### CCAPMn: PCA Module Compare/Capture Register, n=0~5

SFR Page = 0 only

SFR Address = 0xDA~0xDF

RESET = 0000-0000

7	6	5	4	3	2	1	0
DETn	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: DETn, Reserved for test mode. Software must write "0" on this bit when the CCAPMn is written.

Bit 6: ECOMn, Enable Comparator  
 0: Disable the digital comparator function.  
 1: Enables the digital comparator function.

Bit 5: CAPPn, Capture Positive enabled.  
 0: Disable the PCA capture function on CEXn positive edge detected.  
 1: Enable the PCA capture function on CEXn positive edge detected.

Bit 4: CAPNn, Capture Negative enabled.

0: Disable the PCA capture function on CEXn negative edge detected.

1: Enable the PCA capture function on CEXn negative edge detected.

Bit 3: MATn, Match control.

0: Disable the digital comparator match event to set CCFn.

1: A match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set.

Bit 2: TOGn, Toggle control.

0: Disable the digital comparator match event to toggle CEXn.

1: A match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.

Bit 1: PWMn, PWM control.

0: Disable the PWM mode in PCA module.

1: Enable the PWM function and cause CEXn pin to be used as a pulse width modulated output.

Bit 0: ECCFn, Enable CCFn interrupt.

0: Disable compare/capture flag CCFn in the CCON register to generate an interrupt.

1: Enable compare/capture flag CCFn in the CCON register to generate an interrupt.

*Note: The bits CAPNn (CCAPMn.4) and CAPPn (CCAPMn.5) determine the edge on which a capture input will be active. If both bits are set, both edges will be enabled and a capture will occur for either transition.*

Module 6~7 only has the PWM function which is enabled by setting CCAPMn.PWMn (n = 6 or 7). There is no interrupt flag in these two modules.

**CCAPMn: PCA Module Compare/Capture Register, n=6~7**

SFR Page = 1 only

SFR Address = 0xDA~0xDB

RESET 0xDA= 0xxx-xx0x

0xDB= xxxx-xx0x

7	6	5	4	3	2	1	0
BME6	0	0	0	0	0	PWMn	0
R/W	W	W	W	W	W	R/W	W

CCAPM6.Bit 7: BME6. Reserved for test mode. Software must write "0" on this bit when the CMOD is written.

CCAPM7.Bit 7: Reserved. Software must write "0" on this bits when CCAPM7 is written.

Bit 6~2: Reserved. Software must write "0" on these bits when CCAPM6 or CCAPM7 is written.

Bit 1: PWMn, PWM control.

0: Disable the PWM mode in PCA module.

1: Enable the PWM function and cause PWM6 or PWM7 pin to be used as a pulse width modulated output.

Bit 0: Reserved. Software must write "0" on this bit when CCAPM6 or CCAPM7 is written.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. When a module is used in the PWM mode, in addition to the above two registers, an extended register PCAPWMn is used to improve the range of the duty cycle of the output. The improved range of the duty cycle starts from 0%, up to 100%, with a step of 1/256.

## CCAPnH: PCA Module n Capture High Register, n=0~5

SFR Page = 0 only

SFR Address = 0xFA~0xFF RESET = 0000-0000

7	6	5	4	3	2	1	0
CCAPnH.7	CCAPnH.6	CCAPnH.5	CCAPnH.4	CCAPnH.3	CCAPnH.2	CCAPnH.1	CCAPnH.0
R/W							

## CCAPnH: PCA Module n Capture High Register, n=6~7

SFR Page = 1 only

SFR Address = 0xFA~0xFB RESET = 0000-0000

7	6	5	4	3	2	1	0
CCAPnH.7	CCAPnH.6	CCAPnH.5	CCAPnH.4	CCAPnH.3	CCAPnH.2	CCAPnH.1	CCAPnH.0
R/W							

## CCAPnL: PCA Module n Capture Low Register, n=0~5

SFR Page = 0 only

SFR Address = 0xEA~0xEF RESET = 0000-0000

7	6	5	4	3	2	1	0
CCAPnL.7	CCAPnL.6	CCAPnL.5	CCAPnL.4	CCAPnL.3	CCAPnL.2	CCAPnL.1	CCAPnL.0
R/W							

## CCAPnL: PCA Module n Capture Low Register, n=6~7

SFR Page = 1 only

SFR Address = 0xEA~0xEB RESET = 0000-0000

7	6	5	4	3	2	1	0
CCAPnL.7	CCAPnL.6	CCAPnL.5	CCAPnL.4	CCAPnL.3	CCAPnL.2	CCAPnL.1	CCAPnL.0
R/W							

## PCAPWMn: PWM Mode Auxiliary Register, n=0~5

SFR Page = 0 only

SFR Address = 0xF2~0xF7 RESET = 0000-0000

7	6	5	4	3	2	1	0
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL
R/W	R/W						

Bit 1: ECAPnH, Extended 9th bit (MSB bit), associated with CCAPnH to become a 9-bit register used in PWM mode.

Bit 0: ECAPnL, Extended 9th bit (MSB bit), associated with CCAPnL to become a 9-bit register used in PWM mode.

## PCAPWMn: PWM Mode Auxiliary Register, n=6~7

SFR Page = 1 only

SFR Address = 0xF2~0xF3 RESET = 0000-0000

7	6	5	4	3	2	1	0
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL
R/W	R/W						

Bit 1: ECAPnH, Extended 9th bit (MSB bit), associated with CCAPnH to become a 9-bit register used in PWM mode.

Bit 0: ECAPnL, Extended 9th bit (MSB bit), associated with CCAPnL to become a 9-bit register used in PWM mode.

### 19.4. Operation Modes of the PCA

Table 19–1 shows the CCAPMn register settings for the various PCA functions.


Table 19–1. PCA Module Modes

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	Module Function
0	0	0	0	0	0	0	No operation
X	1	0	0	0	0	X	16-bit capture by a positive-edge trigger on CEXn
X	0	1	0	0	0	X	16-bit capture by a negative-edge trigger on CEXn
X	1	1	0	0	0	X	16-bit capture by a transition on CEXn
1	0	0	1	0	0	X	16-bit Software Timer
1	0	0	1	1	0	X	16-bit High Speed Output capture compare PWM
1	0	0	0	0	1	0	Pulse Width Modulator (PWM)

#### 19.4.1. Capture Mode

To use one of the PCA modules in the capture mode, either one or both of the bits CAPN and CAPP for that module must be set. The external CEX input for the module is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn and the ECCFn bits for the module are both set, an interrupt will be generated.


Figure 19–4. PCA Capture Mode



**19.4.2. 16-bit Software Timer Mode**

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the module's CCAPMn register. The PCA timer will be compared to the module's capture registers, and when a match occurs an interrupt will occur if the CCFn and the ECCFn bits for the module are both set.


Figure 19–5. PCA Software Timer Mode



**19.4.3. High Speed Output Mode**

In this mode the CEX output associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode, the TOG, MAT and ECOM bits in the module's CCAPMn register must be set.

Figure 19–6. PCA High Speed Output Mode



19.4.4. PWM Mode

All of the PCA modules can be used as PWM outputs. The frequency of the output depends on the clock source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer.

The duty cycle of each module is determined by the module's capture register CCAPnL and the extended 9<sup>th</sup> bit, ECAPnL. When the 9-bit value of { 0, [CL] } is less than the 9-bit value of { ECAPnL, [CCAPnL] } the output will be low, and if equal to or greater than the output will be high.

When CL overflows from 0xFF to 0x00, { ECAPnL, [CCAPnL] } is reloaded with the value of { ECAPnH, [CCAPnH] }. This allows updating the PWM without glitches. The PWMn and ECOMn bits in the module's CCAPMn register must be set to enable the PWM mode.

Using the 9-bit comparison, the duty cycle of the output can be improved to really start from 0%, and up to 100%. The formula for the duty cycle is:


$$\text{Duty Cycle} = 1 - \{ ECAPnH, [CCAPnH] \} / 256.$$

Where, [CCAPnH] is the 8-bit value of the CCAPnH register, and ECAPnH (bit-1 in the PCAPWMn register) is 1-bit value. So, { ECAPnH, [CCAPnH] } forms a 9-bit value for the 9-bit comparator.

For examples,

- a. If ECAPnH=0 & CCAPnH=0x00 (i.e., 0x000), the duty cycle is 100%.
- b. If ECAPnH=0 & CCAPnH=0x40 (i.e., 0x040) the duty cycle is 75%.
- c. If ECAPnH=0 & CCAPnH=0xC0 (i.e., 0x0C0), the duty cycle is 25%.
- d. If ECAPnH=1 & CCAPnH=0x00 (i.e., 0x100), the duty cycle is 0%.

Figure 19–7. PCA PWM Mode



## 19.4.5. Enhance PWM Mode

The PCA provides the variable PWM mode to enhance the control capability on PWM application. There are additional 10/12/16 bits PWM can be assigned in each channel and each PWM channel with different resolution and different phase delay can operate concurrently.

Figure 19–8. PCA Enhance PWM for 10/12/16-bit PWM Mode





Figure 19–9. PCA Enhance PWM for Buffer Mode (PWM6/7 have no dead-time control function)



**PAOE: PWM Additional Output Enable Register**

SFR Page = 0~F

SFR Address = 0xF1 RESET = 0001-1001

7	6	5	4	3	2	1	0
P47OP4	P41OP2	P40OP2	P24OP2	P26OP4	P21OP0	P20OP0	P22OP0
R/W							

Bit 7: P47OP4, P47 Output PWM4.  
 0: Disable P47 to output PWM4. Default is **disabled**.  
 1: Enable P47 to output PWM4.

Bit 6: P41OP2, P41 Output PWM2.  
 0: Disable P41 to output PWM2. Default is **disabled**.  
 1: Enable P41 to output PWM2.

Bit 5: P40OP2, P40 Output PWM2.  
 0: Disable P40 to output PWM2. Default is **disabled**.  
 1: Enable P40 to output PWM2.

Bit 4: P24OP2, P24 Output PWM2.  
 0: Disable P24 to output PWM2.  
 1: Enable P24 to output PWM2. Default is **enabled**.

Bit 3: P26OP4, P26 Output PWM4.  
 0: Disable P26 to output PWM4.  
 1: Enable P26 to output PWM4. Default is **enabled**.

Bit 2: P21OP0, P21 Output PWM0.  
 0: Disable P21 to output PWM0. Default is **disabled**.  
 1: Enable P21 to output PWM0.

Bit 1: P20OP0, P20 Output PWM0.  
 0: Disable P20 to output PWM0. Default is **disabled**.  
 1: Enable P20 to output PWM0.

Bit 0: P22OP0, P22 Output PWM0.  
 0: Disable P22 to output PWM0.  
 1: Enable P22 to output PWM0. Default is **enabled**.

## MG82FG5B32/16/08

### PCAPWMn: PWM Mode Auxiliary Register, n=0~7

SFR Page = 0 if n = 0~1

SFR Page = 1 if n = 6~7

SFR Page = 0~F if n = 2~5

SFR Address = 0xF2~0xF7

RESET = 0000-0000

7	6	5	4	3	2	1	0
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL
R/W	R/W						

Bit 7~6: PWMn Resolution Setting 1~0.

00: 8 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XXXX-1111-1111 → XXXX-XXXX-0000-0000.

01: 10 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XX11-1111-1111 → XXXX-XX00-0000-0000.

10: 12 bit PWMn, the overflow is active when [CH, CL] counts XXXX-1111-1111-1111 → XXXX-0000-0000-0000.

11: 16 bit PWMn, the overflow is active when [CH, CL] counts 1111-1111-1111-1111 → 0000-0000-0000-0000.

Bit 5~3: PWMn Phase Setting 2~0.

000: The enabled PWM channel starts at 0 degree.

001: The enabled PWM channel starts at 90 degree.

010: The enabled PWM channel starts at 180 degree.

011: The enabled PWM channel starts at 270 degree.

100: The enabled PWM channel starts at 120 degree.

101: The enabled PWM channel starts at 240 degree.

110: The enabled PWM channel starts at 60 degree.

111: The enabled PWM channel starts at 300 degree.

In default PCA PWM mode, all PWM outputs are cleared on CL overflow. All PWM outputs go to low simultaneously and are set to high by the match event from individual CCAPnL setting and CL counter. This mode PWM behaves a same phase PWM because the PWM outputs always start at the same time. The PCA enhanced PWM mode provides the phase delay function on each PWM channel with different PWM resolution. The following table indicates the counter value to clear PWM output if comparator result is matched. The set condition of PWM outputs keeps the original matched event by {CCFnH, CCFnL} and {CH, CL}. So after setting the phase delay parameter, software only take care the value of the PWM END count (PWM output SET) to implement the variable phase delay PWM.

Phase	0°/360°	90°	180°	270°	120°	240°	60°	300°
PWM8	00	40	80	C0	55	AA	2A	D5
PWM10	{00}00	{01}00	{10}00	{11}00	{01}55	{10}AA	{00}AA	{11}55
PWM12	000	400	800	C00	555	AAA	2AA	D55
PWM16	0000	4000	8000	C000	5555	AAAA	2AAA	D555

Bit 2: Invert PWM output on CEXn.

0: Non-inverted PWM output.

1: Inverted PWM output.

Bit 1: ECAPnH: Extended MSB bit, associated with CCAPnH to become a 9th-bit register used in 8-bit PWM mode. As well as for 10/12/16 bit PWM, it will become a 11th/13th/17<sup>th</sup> bit register.

Bit 0: ECAPnL: Extended MSB bit, associated with CCAPnL to become a 9th-bit register used in 8-bit PWM mode. As well as for 10/12/16 bit PWM, it will become a 11th/13th/17<sup>th</sup> bit register.

**CMOD: PCA Counter Mode Register**

SFR Page = 0~F  
 SFR Address = 0xD9

RESET = 0000-0000

7	6	5	4	3	2	1	0
CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF
R/W	R/W						

Bit 6: BME4, Buffer Mode Enable on PCA module 4/5. It is only valid on both of PCA module 4 and module 5 in capture mode or PWM mode.  
 0: PCA Module 4/5 buffer mode disabled.  
 1: PCA Module 4/5 buffer mode enabled.

Bit 5: BME2, Buffer Mode Enable on PCA module 2/3. It is only valid on both of PCA module 2 and module 3 in capture mode or PWM mode.  
 0: PCA Module 2/3 buffer mode disabled.  
 1: PCA Module 2/3 buffer mode enabled.

Bit 4: BME0, Buffer Mode Enable on PCA module 0/1. It is only valid on both of PCA module 0 and module 1 in capture mode or PWM mode.  
 0: PCA Module 0/1 buffer mode disabled.  
 1: PCA Module 0/1 buffer mode enabled.

**PWMCR: PWM Control Register**


SFR Page = 0~F  
 SFR Address = 0xBC

RESET = 00x0-0000

7	6	5	4	3	2	1	0
PCAE	EXDT	0	PBKF	PBKM	PBKS2	PBKS1	PBKS0
R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

Bit 7: PCAE, PWM Central Aligned Enabled. PCAE controls the enabled PWM channels to central aligned modulation including buffer mode PWM or non-buffer mode PWM. In this PWM mode, the PWM frequency is the half of edge aligned mode. This function is only active on PWMO0~5.  
 0: Set the PWM function with edge aligned modulation.  
 1: Enable the PWM function with central aligned modulation.

Figure 19–10. Waveform of Edge Aligned PWM and Central Aligned PWM



Bit 6: EXDT: Extend Dead-Time in PWM Period. This enabled function will corrupt the non-PWM channel function. Such as capture mode, software timer mode and high speed output mode. The waveform of EXDT control bit is show in Figure 1-7.  
 0: Disable  $M + 2P$ .  
 1: Enable  $M + 2P$  on enabled PWM channel.

Bit 5: Reserved. Software must write “0” on this bit when the PWMCR is written.

Bit 4: PBKF, PWM Break event Flag. This bit is set by PBKS2~0 controlled and software programming. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.  
 0: There is no PWM Break event happened. It is only cleared by software.  
 1: There is a PWM Break event happened or software triggers a PWM Break.

Bit 3: PBKM, PWM Break Mode selection.  
 0: Latched Mode.  
 1: Cycle-by-cycle Mode.

Figure 19–11. Latch Mode Waveform of PWM Break Control






Figure 19–12. Cycle-by-Cycle Mode Waveform of PWM Break Control



Bit 2~0: PBKS2~0, PWM Break Source selection. The PWM Break function is only active on PWMO0~5.

PFCS[2:0]	PWM Break Event Source
000	Disable
001	nINT0 Active
010	nINT1 Active
011	nINT0 Active & nINT1 Active
100	nINT2 Active
101	nINT0 Active & nINT2 Active
110	nINT1 Active & nINT2 Active
111	nINT0 Active & nINT1 Active & nINT2 Active

Figure 19–13. PWM Break source



**PDTCR: PWM Dead-Time Control Register**

SFR Page = 0~F

SFR Address = 0xBD

RESET = 0000-0000

7	6	5	4	3	2	1	0
DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: DTSP1~0, Clock Pre-Scaler of Dead-Time counter.

DTSP[1:0]	Pre-Scaler Selection
00	SYSCLK
01	SYSCLK/2
10	SYSCLK/4
11	SYSCLK/8

Bit 5~0: DT5~0, Dead-Time period control bits.

DT[5:0]	Dead-Time Period
000000	Dead-Time Disabled
000001	Pre-Scaler Clock X 1
000010	Pre-Scaler Clock X 2
000011	Pre-Scaler Clock X 3
.....	.....
111110	Pre-Scaler Clock X 62
111111	Pre-Scaler Clock X 63

# MG82FG5B32/16/08

## CCAPMn: PCA Module Compare/Capture Register, n=0~5

SFR Page = 0 only

SFR Address = 0xDA~0xDF

RESET = 0000-0000


7	6	5	4	3	2	1	0
DTE <sub>n</sub>	ECOM <sub>n</sub>	CAPP <sub>n</sub>	CAPN <sub>n</sub>	MAT <sub>n</sub>	TOG <sub>n</sub>	PWM <sub>n</sub>	ECCF <sub>n</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: DTE<sub>n</sub>. Enable Dead-Time control on PWM<sub>n</sub>/PWML<sub>n</sub> complemented output pair. This bit is only valid on n= 0, 2 and 4 and the dead-time function is active when PWM channel is operating in buffer mode. The channel buffer mode is enabled by BME0, BME2 or BME4 in CMOD.

0: Disable the Dead-Time control on PWM<sub>n</sub>/PWM<sub>n+1</sub> output. (n= 0, 2, 4)

1: Enable the Dead-Time control on PWM<sub>n</sub>/PWM<sub>n+1</sub> output. (n= 0, 2, 4)

Figure 19–14. Waveform of PWM Dead-Time control



19.5. PCA Sample Code

(1). Required Function: Set PWM2/PWM3 output with 25% & 75% duty cycle

Assembly Code Example:

```

PWM2_PWM3:
MOV          CCON,#00H                ; stop CR
MOV          CMOD,#02H                ; PCA clock source = system clock / 2

MOV          CH,#00H                  ; initial state
MOV          CL,#00H
MOV          CHRL,#00H                ; initial reload
MOV          CLRL,#00H
;
MOV          CCAPM2,#( ECOM2 + PWM2) ; enable PCA module 2 (PWM mode)
MOV          CCAP2H,#0C0H             ; 25%
MOV          CCAP2L,#0C0H

MOV          CCAPM3,#( ECOM3 + PWM3) ; enable PCA module 3 (PWM mode)
MOV          CCAP3H,#40H              ; 75%
MOV          CCAP3L,#40H
;
MOV          P2M0,#00010001B         ; enable P2.0 & P2.4 pull-up
SETB        CR                       ; start PCA
    
```

C Code Example:

```

void main(void)
{
    // set PCA
    CCON = 0x00;                // disable PCA & clear CCF0, CCF1, CF flag
    CMOD = 0x02;                // PCA clock source = system clock / 2

    CL = 0x00; CH = 0x00;
    CHRL = 0x00; CLRL = 0x00;   // PCA counter range
    //-----
    CCAPM2 = ECOM2 + PWM2;      // module 2 (Non-inverted)
    CCAP2H = 0xC0; CCAP2L = 0xC0; // 25%


    CCAPM3 = ECOM3 + PWM3;      // module 3
    CCAP3H = 0x40; CCAP3L = 0x40; // 75 %
    //-----
    P2M0 = 0x11;
    CR = 1;                     // start PCA's PWM output

    while (1);
}
    
```

## 20. Serial Peripheral Interface (SPI)

The **MG82FG5BXX** provides a high-speed serial communication interface, the SPI interface. SPI is a full-duplex, high-speed and synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 6MHz can be supported in Master mode under a 24MHz system clock. It has a Transfer Completion Flag (SPIF), Write Collision Flag (WCOL) and Mode Fault Flag (MODF), in the SPI status register (SPSTAT). And a specially designed Transmit Holding Register (THR) improves the transmit performance compared to the conventional SPI and THRF flag indicates the THR is full or empty. SPIBSY read-only flag reports the Busy state in SPI engine.

Figure 20–1. SPI Block Diagram



The SPI interface has four pins: MISO (P1.6), MOSI (P1.5), SPICLK (P1.7) and nSS (P1.4):

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on the MOSI pin (Master Out / Slave In) and flows from slave to master on the MISO pin (Master In / Slave Out). The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCON.6) = 0, these pins function as normal I/O pins.
- /SS is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its nSS pin to determine whether it is selected. The /SS is ignored if any of the following conditions are true:
  - If the SPI system is disabled, i.e. SPEN (SPCON.6) = 0 (reset value).
  - If the SPI is configured as a master, i.e., MSTR (SPCON.4) = 1, and P1.4 (nSS) is configured as an output.
  - If the /SS pin is ignored, i.e. SSIG (SPCON.7) bit = 1, this pin is configured for port functions.

*Note: See the AUXR1 in Section “5.3 Alternate Function Redirection”, for its alternate pin-out option.*

Note that even if the SPI is configured as a master (MSTR=1), it can still be converted to a slave by driving the /SS pin low (if SSIG=0). Should this happen, the SPIF bit (SPSTAT.7) will be set. (See Section “20.2.3 Mode Change on nSS-pin”)

## 20.1. Typical SPI Configurations

### 20.1.1. Single Master & Single Slave

For the master: any port pin, including P1.4 (nSS), can be used to drive the nSS pin of the slave.  
 For the slave: SSIG is '0', and nSS pin is used to determine whether it is selected.


Figure 20–2. SPI single master & single slave configuration



### 20.1.2. Dual Device, where either can be a Master or a Slave

Two devices are connected to each other and either device can be a master or a slave. When no SPI operation is occurring, both can be configured as masters with MSTR=1, SSIG=0 and P1.4 (nSS) configured in quasi-bidirectional mode. When any device initiates a transfer, it can configure P1.4 as an output and drive it low to force a “mode change to slave” in the other device. (See Section “20.2.3 Mode Change on nSS-pin”)


Figure 20–3. SPI dual device configuration, where either can be a master or a slave



### 20.1.3. Single Master & Multiple Slaves

For the master: any port pin, including P1.4 (nSS), can be used to drive the nSS pins of the slaves. For all the slaves: SSIG is '0', and nSS pin are used to determine whether it is selected.

Figure 20–4. SPI single master multiple slaves configuration



## 20.2. Configuring the SPI

Table 20–1 shows configuration for the master/slave modes as well as usages and directions for the modes.

Table 20–1. SPI Master and Slave Selection

SPEN (SPCON.6)	SSIG (SPCON.7)	/SS -pin	MSTR (SPCON.4)	Mode	MISO -pin	MOSI -pin	SPICLK -pin	Remarks
0	X	X	X	SPI disabled	input	input	input	P1.4~P1.7 are used as general port pins.
1	0	0	0	Slave (selected)	output	input	input	Selected as slave.
1	0	1	0	Slave (not selected)	Hi-Z	input	input	Not selected.
1	0	0	1 → 0	Slave (by mode change)	output	input	input	Mode change to slave if nSS pin is driven low, and MSTR will be cleared to '0' by H/W automatically.
1	0	1	1	Master (idle)	input	Hi-Z	Hi-Z	MOSI and SPICLK are at high impedance to avoid bus contention when the Master is idle.
				Master (active)		output	output	MOSI and SPICLK are push-pull when the Master is active.
1	1	X	0	Slave	output	input	input	
1	1	X	1	Master	input	output	output	

"X" means "don't care".

### 20.2.1. Additional Considerations for a Slave

When CPHA is 0, SSIG must be 0 and nSS pin must be negated and reasserted between each successive serial byte transfer. Note the SPDAT register cannot be written while nSS pin is active (low), and the operation is undefined if CPHA is 0 and SSIG is 1.

When CPHA is 1, SSIG may be 0 or 1. If SSIG=0, the nSS pin may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred for use in systems having a single fixed master and a single slave configuration.

### 20.2.2. Additional Considerations for a Master

In SPI, transfers are always initiated by the master. If the SPI is enabled (SPEN=1) and selected as master, writing to the SPI data register (SPDAT) by the master starts the SPI clock generator and data transfer. The data will start to appear on MOSI about one half SPI bit-time to one SPI bit-time after data is written to SPDAT.

Before starting the transfer, the master may select a slave by driving the nSS pin of the corresponding device low. Data written to the SPDAT register of the master is shifted out of MOSI pin of the master to the MOSI pin of the slave. And, at the same time the data in SPDAT register of the selected slave is shifted out on MISO pin to the MISO pin of the master.

After shifting one byte, the SPI clock generator stops, setting the transfer completion flag (SPIF) and an interrupt will be created if the SPI interrupt is enabled. The two shift registers in the master CPU and slave CPU can be considered as one distributed 16-bit circular shift register. When data is shifted from the master to the slave, data is also shifted in the opposite direction simultaneously. This means that during one shift cycle, data in the master and the slave are interchanged.

### 20.2.3. Mode Change on nSS-pin

If SPEN=1, SSIG=0, MSTR=1 and /SS pin=1, the SPI is enabled in master mode. In this case, another master can drive this pin low to select this device as an SPI slave and start sending data to it. To avoid bus contention, the SPI becomes a slave. As a result of the SPI becoming a slave, the MOSI and SPICLK pins are forced to be an input and MISO becomes an output. The SPIF flag in SPSTAT is set, and if the SPI interrupt is enabled, an SPI interrupt will occur. User software should always check the MSTR bit. If this bit is cleared by a slave select and the user wants to continue to use the SPI as a master, the user must set the MSTR bit again, otherwise it will stay in slave mode.

### 20.2.4. Transmit Holding Register Full Flag

To speed up the SPI transmit performance, a specially designed Transmit Holding Register (THR) improves the latency time between byte to byte transmitting in CPU data moving. And a set THR-Full flag, THRF (SPSTAT.5), indicates the data in THR is valid and waiting for transmitting. If THR is empty (THRF=0), software writes one byte data to SPDAT will store the data in THR and set the THRF flag. If Output Shift Register (OSR) is empty, hardware will move THR data into OSR immediately and clear the THRF flag. In SPI mater mode, valid data in OSR triggers a SPI transmit. In SPI slave mode, valid data in OSR is waiting for another SPI master to shift out the data. If THR is full (THRF=1), software writes one byte data to SPDAT will set a write collision flag, WCOL (SPSTAT.6).

### 20.2.5. Write Collision

The SPI in **MG82FG5BXX** is double buffered data both in the transmit direction and in the receive direction. New data for transmission cannot be written to the THR until the THR is empty. The read-only flag, THRF, indicates the THR is full or empty. The WCOL (SPSTAT.6) bit is set to indicate data collision when the data register is written during set THRF. In this case, the SPDAT writing operation is ignored.

While write collision is detected for a master or a slave, it is uncommon for a master because the master has full control of the transfer in progress. The slave, however, has no control over when the master will initiate a transfer and therefore collision can occur.

WCOL can be cleared in software by writing '1' to the bit.

### 20.2.6. SPI Clock Rate Select

The SPI clock rate selection (in master mode) uses the SPR1 and SPR0 bits in the SPCON register and SPR2 in the SPSTAT register, as shown in [Table 20–2](#).

Table 20–2. SPI Serial Clock Rates

SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=24 MHz
0	0	0	SYSClk/4	3 MHz	6 MHz
0	0	1	SYSClk/8	1.5 MHz	3 MHz
0	1	0	SYSClk/16	750 KHz	1.5 MHz
0	1	1	SYSClk/32	375 KHz	750K MHz
1	0	0	SYSClk/64	187.5 KHz	375 KHz
1	0	1	SYSClk/128	93.75 KHz	187.5 KHz
1	1	0	<b>S1TOF/6</b>	Variable	Variable
1	1	1	<b>T0OF/6</b>	Variable	Variable

Note:

1. SYSClk is the system clock.
2. S1TOF is UART1 Baud-Rate Generator Overflow.
3. T0OF is Timer 0 Overflow.

## 20.3. Data Mode

Clock Phase Bit (CPHA) allows the user to set the edges for sampling and changing data. The Clock Polarity bit, CPOL, allows the user to set the clock polarity. The following figures show the different settings of Clock Phase Bit, CPHA.

Figure 20–5. SPI Slave Transfer Format with CPHA=0




Figure 20–6. Slave Transfer Format with CPHA=1




Figure 20–7. SPI Master Transfer Format with CPHA=0





Figure 20–8. SPI Master Transfer Format with CPHA=1



## 20.4. SPI Register

The following special function registers are related to the SPI operation:

### SPCON: SPI Control Register

SFR Page = 0~F

SFR Address = 0x85

RESET= 0000-0100

7	6	5	4	3	2	1	0
SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
R/W							

Bit 7: SSIG, nSS is ignored.

0: The nSS pin decides whether the device is a master or slave.

1: MSTR decides whether the device is a master or slave.

Bit 6: SPEN, SPI enable.

0: The SPI interface is disabled and all SPI pins will be general-purpose I/O ports.

1: The SPI is enabled.

Bit 5: DORD, SPI data order.

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first.

Bit 4: MSTR, Master/Slave mode select

0: Selects slave SPI mode.

1: Selects master SPI mode.

Bit 3: CPOL, SPI clock polarity select

0: SPICLK is low when Idle. The leading edge of SPICLK is the rising edge and the trailing edge is the falling edge.

1: SPICLK is high when Idle. The leading edge of SPICLK is the falling edge and the trailing edge is the rising edge.

Bit 2: CPHA, SPI clock phase select

0: Data is driven when /SS pin is low (SSIG=0) and changes on the trailing edge of SPICLK. Data is sampled on the leading edge of SPICLK.

1: Data is driven on the leading edge of SPICLK, and is sampled on the trailing edge.

Bit 1~0: SPR1-SPR0, SPI clock rate select 0 & 1 (associated with SPR2, when in master mode)

SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=24MHz
0	0	0	SYSCLK/4	3 MHz	6 MHz
0	0	1	SYSCLK/8	1.5 MHz	3 MHz
0	1	0	SYSCLK/16	750 KHz	1.5 MHz
0	1	1	SYSCLK/32	375 KHz	750 KHz
1	0	0	SYSCLK/64	187.5 KHz	375 KHz
1	0	1	SYSCLK/128	93.75 KHz	187.5 KHz
1	1	0	<b>S1TOF/6</b>	Variable	Variable
1	1	1	<b>T0OF/6</b>	Variable	Variable

Note:

1. SYSCLK is the system clock.

2. S1TOF is UART1 Baud-Rate Generator Overflow.

3. T0OF is Timer 3 Overflow.

**SPSTAT: SPI Status Register**

SFR Page = 0~F  
 SFR Address = 0x84 RESET= 0000-0XX0

7	6	5	4	3	2	1	0
SPIF	WCOL	THRF	SPIBSY	MODF	0	0	SPR2
R/W	R/W	R	R	W	W	W	R/W

Bit 7: SPIF, SPI transfer completion flag

0: **The SPIF is cleared in software by writing “1” to this bit.**

1: When a serial transfer finishes, the SPIF bit is set and an interrupt is generated if SPI interrupt is enabled. If nSS pin is driven low when SPI is in master mode with SSIG=0, SPIF will also be set to signal the “mode change”.

Bit 6: WCOL, SPI write collision flag.

0: **The WCOL flag is cleared in software by writing “1” to this bit.**

1: The WCOL bit is set if the SPI data register, SPDAT, is written during a data transfer (see Section “20.2.5 Write Collision”).

Bit 5: THRF, Transmit Holding Register (THR) Full flag. Read only.

0: Means the THR is “empty”. This bit is cleared by hardware when the THR is empty. That means the data in THR is loaded (by H/W) into the Output Shift Register to be transmitted, and now the user can write the next data byte to SPDAT for next transmission.

1: Means the THR is “full”. This bit is set by hardware just when SPDAT is written by software.

Bit 4, SPIBSY, SPI Busy flag. Read only.

0: It indicates SPI engine is idle and all shift registers are empty.

1: It is set to logic 1 when a SPI transfer is in progress (Master or slave Mode).

Bit 3: Mode Fault Flag. (Under verify)

Bit 2~1: Reserved. Software must write “0” on these bits when SPSTAT is written.

Bit 0: SPR2, SPI clock rate select 2 (associated with SPR1 and SPR0).

**SPDAT: SPI Data Register**

SFR Page = 0~F  
 SFR Address = 0x86 RESET= 0000-0000

7	6	5	4	3	2	1	0
(MSB)							(LSB)
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SPDAT has two physical buffers for writing to and reading from during transmit and receive, respectively.

**AUXR1: Auxiliary Control Register 1**

SFR Page = 0~F  
 SFR Address = 0xA2 RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	<b>P4SPI</b>	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5: P4SPI, SPI interface on P4.1~P4.0 and P2.1~P2.0.

P4SPI	nSS	MOSI	MISO	SPICLK
0	P1.4	P1.5	P1.6	P1.7
1	P2.0	P2.1	P4.1	P4.0

**20.5. SPI Sample Code***(1). Required Function: Set SPI Master write/read*

## Assembly Code Example:

```

MOV   SPCON,#( SPEN | SSIG | MSTR) ;enable SPI and set sampling data at rising edge,
                                           ;SPICLK is sysclk/ 4.
MOV   P1M0,#0B0H                    ; set P14 to push-pull
CLR   P14                            ; enable slave device select
MOV   SPDAT,#55H                     ; SPI send Addr=0x55 to slave
MOV   a,#20H
check_THRF_0:
ANL   a,SPSTAT
JNZ   check_THRF_0
MOV   SPDAT,#0AAH                    ; SPI send Data=0xAA to slave;
MOV   a,#10H
check_SPIBSY_0:
ANL   a,SPSTAT
JNZ   check_SPIBSY_0
SETB  P14                            ; disable slave device select

CLR   P14                            ; enable slave device select
MOV   SPDAT,#55H                     ; SPI send Addr=0x55 to slave
MOV   a,#20H
check_THRF_0:
ANL   a,SPSTAT
JNZ   check_THRF_0
MOV   SPDAT,#0FFH                    ; SPI send Data=0xff dummy data, and read back data
MOV   a,#10H
check_SPIBSY_0:
ANL   a,SPSTAT
JNZ   check_SPIBSY_0
SETB  P14                            ; disable slave device select
MOV   A,SPDAT
;SPDAT=read back Data

```

## C Code Example:

```

#define nCS P14
void main(void)
{
    Unsigned char SPI_read_Data;

    SPCON = ( SPEN | SSIG | MSTR);        //enable SPI and set sampling data at rising edge, SPICLK is sysclk
/ 4.
    P1M0 = 0xB0;                          //set P14 to push-pull
    nCS = 0;                               //enable slave device select
    SPDAT = 0x55;                          // SPI send Addr=0x55 to slave;
    while(SPSTAT & THRF);
    SPDAT = 0xAA;                          //SPI send Data=0xAA to slave;
    while(SPSTAT & SPIBSY);
    nCS = 1;                               //disable slave device select
};
    nCS = 0;                               //enable slave device select
    SPDAT = 0x55;                          // SPI send Addr=0x55 to slave;
    while(SPSTAT & THRF);
    SPDAT = 0xFF;                          // SPI send Data=0xff dummy data, and read back data
    while(SPSTAT & SPIBSY);
    nCS = 1;                               //disable slave device select

    SPI_read_Data = SPDAT;

    while (1);
}


```

## 21. Two Wire Serial Interface (TWI0 and TWI1)

The Two-Wire Serial interface is a two-wire, bi-directional serial bus. It is ideally suited for typical microcontroller applications. The **MG82FG5BXX** is embedded two independent hardware engine to service the Two-Wire Serial Interface, TWI0 and TWI1. TWI1 is duplicated design from TWI0 with fully compatible control flow except different SFR access page and different port pin. All TWI0 SFRs are accessed in SFR page 0 and its interface pins are TWI0\_SCL and TWI0\_SDA. The SFRs of TWI1 are located in SFR page 1 with the two signals, TWI1\_SCL and TWI1\_SDA.


The TWI0 protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (TWI0\_SCL) and one for data (TWI0\_SDA). The TWI0 bus provides control of TWI0\_SDA (serial data), TWI0\_SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The only external hardware needed to implement this bus is a single pull-up resistor for each of the TWI0 bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI0 protocol.

Figure 21–1. TWI0 Bus Interconnection



The TWI0 bus may operate as a master and/or slave, and may function on a bus with multiple masters. The CPU interfaces to the TWI0 through the following four special function registers: SICON configures the TWI0 bus; SISTA reports the status code of the TWI0 bus; and SIDAT is the data register, used for both transmitting and receiving TWI0 data. SIADR is the slave address register. And, the TWI0 hardware interfaces to the serial bus via two lines: TWI0\_SDA (serial data line) and TWI0\_SCL (serial clock line).

Figure 21–2. TWI0 Block Diagram



## 21.1. Operating Modes

There are four operating modes for the TWI0: 1) Master/Transmitter mode, 2) Master/Receiver mode, 3) Slave/Transmitter mode and 4) Slave/Receiver mode. Bits STA, STO and AA in SICON decide the next action which the TWI0 hardware will take after SI is cleared by software. When the next action is completed, a new status code in SISTA will be updated and SI will be set by hardware in the same time. Now, the interrupt service routine is entered (if the TWI0 interrupt is enabled), and the new status code can be used to determine which appropriate routine in the software is to branch to.

### 21.1.1. Master Transmitter Mode

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver. Before the master transmitter mode can be entered, SICON must be initialized as follows:

#### SICON

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
Bit rate	1	0	0	0	x	Bit rate	

CR0, CR1, and CR2 define the serial bit rate. ENSI must be set to logic 1 to enable TWI0. If the AA bit is reset, TWI0 will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, TWI0 cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by software setting the STA bit. The TWI0 logic will now test the serial bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (SISTA) will be 08H. This status code must be used as a vector to an interrupt service routine that loads SIDAT with the slave address and the data direction bit (SLA+W). The SI bit in SICON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated START condition (state 10H), TWI0 may switch to the master receiver mode by loading SIDAT with SLA+R.

### 21.1.2. Master Receiver Mode

In the master receiver mode, a number of data bytes are received from a slave transmitter. SICON must be initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load SIDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in SICON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. They are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated start condition (state 10H), TWI0 may switch to the master transmitter mode by loading SIDAT with SLA+W.

**21.1.3. Slave Transmitter Mode**

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver. To initiate the slave transmitter mode, SIADR and SICON must be loaded as follows:

SIADR

7	6	5	4	3	2	1	0
X	X	X	X	X	X	X	GC

|<----- Own Slave Address ----->|

The upper 7 bits are the address to which TWI0 will respond when addressed by a master. If the LSB (GC) is set, TWI0 will respond to the general call address (00H); otherwise it ignores the general call address.

SICON

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
x	1	0	0	0	1	x	x

CR0, CR1, and CR2 do not affect TWI0 in the slave mode. ENSI must be set to “1” to enable TWI0. The AA bit must be set to enable TWI0 to acknowledge its own slave address or the general call address. STA, STO, and SI must be cleared to “0”.

When SIADR and SICON have been initialized, TWI0 waits until it is addressed by its own slave address followed by the data direction bit which must be “1” (R) for TWI0 to operate in the slave transmitter mode. After its own slave address and the “R” bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave transmitter mode may also be entered if arbitration is lost while TWI0 is in the master mode (see state B0H).

If the AA bit is reset during a transfer, TWI0 will transmit the last byte of the transfer and enter state C0H or C8H. TWI0 is switched to the not-addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, TWI0 does not respond to its own slave address or a general call address. However, the serial bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate TWI0 from the bus.

**21.1.4. Slave Receiver Mode**

In the slave receiver mode, a number of data bytes are received from a master transmitter. Data transfer is initialized as in the slave transmitter mode.

When SIADR and SICON have been initialized, TWI0 waits until it is addressed by its own slave address followed by the data direction bit which must be “0” (W) for TWI0 to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used as a vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave receiver mode may also be entered if arbitration is lost while TWI0 is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, TWI0 will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, TWI0 does not respond to its own slave address or a general call address. However, the serial bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate from the bus.

## 21.2. Miscellaneous States

There are two SISTA codes that do not correspond to a defined TWI0 hardware state, as described below.

### S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when TWI0 is not involved in a serial transfer.

### S1STA = 00H:


This status code indicates that a bus error has occurred during a TWI0 serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal TWI0 signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared by software. This causes TWI0 to enter the “not-addressed” slave mode (a defined state) and to clear the STO flag (no other bits in SICON are affected). The TWI0\_SDA and TWI0\_SCL lines are released (a STOP condition is not transmitted).

## 21.3. Using the TWI0


The TWI0 is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI0 is interrupt-based, the application software is free to carry on other operations during a TWI0 byte transfer. Note that the TWI0 interrupt enable bit ETWI0 bit (EIE1.6) together with the EA bit allow the application to decide whether or not assertion of the SI Flag should generate an interrupt request. When the SI flag is asserted, the TWI0 has finished an operation and awaits application response. In this case, the status register SISTA contains a status code indicating the current state of the TWI0 bus. The application software can then decide how the TWI0 should behave in the next TWI0 bus operation by properly programming the STA, STO and AA bits (in SICON).

The following operating flow charts will instruct the user to use the TWI0 using state-by-state operation. First, the user should fill SIADR with its own Slave address (refer to the previous description about SIADR). To act as a master, after initializing the SICON, the first step is to set “STA” bit to generate a START condition to the bus. To act as a slave, after initializing the SICON, the TWI0 waits until it is addressed. And then follow the operating flow chart for a number a next actions by properly programming (STA,STO,SI,AA) in the SICON. Since the TWI0 hardware will take next action when SI is just cleared, it is recommended to program (STA,STO,SI,AA) by two steps, first STA, STO and AA, then clear SI bit (may use instruction “CLR SI”) for safe operation. “don’t care”


The figure below shows how to read the flow charts.




(1) Master/Transmitter Mode




(2) Master/Receiver Mode




(3) Slave/Transmitter Mode



(4) Slave/Receiver Mode



(5) Slave/Receiver Mode (For General Call)



## 21.4. TWI0 Register

### SIADR: 2-wire Serial Interface Address Register

SFR Page = 0 only

SFR Address = 0xD1 RESET= 0000-0000

7	6	5	4	3	2	1	0
A6	A5	A4	A3	A2	A1	A0	GC
R/W							

The CPU can read from and write to this register directly. SIADR is not affected by the TWI0 hardware. The contents of this register are irrelevant when TWI0 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI0 bus after a START condition.

### SIDAT: 2-wire Serial Interface Data Register

SFR Page = 0 only

SFR Address = 0xD2 RESET= 0000-0000

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
R/W							

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI0 is in a defined state and the serial interrupt flag (SI) is set. Data in SIDAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SIDAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SIDAT.

SIDAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI0 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SIDAT on the rising edges of serial clock pulses on the TWI0\_SCL line. When a byte has been shifted into SIDAT, the serial data is available in SIDAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SIDAT on the falling edges of clock pulses on the TWI0\_SCL line.

When the CPU writes to SIDAT, the bit SD7 is the first bit to be transmitted to the TWI0\_SDA line. After nine serial clock pulses, the eight bits in SIDAT will have been transmitted to the TWI0\_SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SIDAT.

### SICON: 2-wire Serial Interface Control Register

SFR Page = 0 only

SFR Address = 0xD4 RESET= 0000-0000

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CPU can read and write to this register directly. Two bits are affected by the TWI0 hardware: the SI will be set when a serial interrupt occurred, and the STO will be cleared when a STOP condition is present on the bus. The STO is also cleared when ENSI="0".

Bit 7: CR2, TWI0 Clock Rate select bit 2 (associated with CR1 and CR0).

**Bit 6: ENSI, the TWI0 Hardware Enable Bit**

When ENSI is "0", the TWI0\_SDA and TWI0\_SCL outputs are in a high impedance state, and it will ignore the input signals. Under this condition, the TWI0 is in the not-addressed slave state, and STO is forced to "0". No other bits are affected, and the TWI0\_SDA and TWI0\_SCL can be used as general purpose I/O pins. When ENSI is "1", TWI0 is enabled, the TWI0\_SDA and TWI0\_SCL assign to port pin latch, such as P4.1 and P4.0. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

**Bit 5: STA, the START Flag**

When sets the STA to enter master mode, the TWI0 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI0 will wait for a STOP condition and generates a START condition after a delay. If STA is set while TWI0 is already in a master mode and one or more bytes are transmitting or receiving, TWI0 will send a repeated START condition. STA may be set at any time. STA may also be set when TWI0 is an addressed slave mode. When the STA bit is reset, no START condition or repeated START condition will be generated.

**Bit 4: STO, the STOP Flag**

When the STO is set while TWI0 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI0 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI0 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if TWI0 is in a master mode (in a slave mode, TWI0 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

**Bit 3: SI, the Serial Interrupt Flag**

When a new TWI0 state is present in the SISTA register, the SI flag is set by hardware. And, if the TWI0 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI is set, the low period of the serial clock on the TWI0\_SCL line is stretched, and the serial transfer is suspended. A high level on the TWI0\_SCL line is unaffected by the serial interrupt flag. SI must be cleared by software writing "0" on this bit. When the SI flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI0\_SCL line.

**Bit 2: AA, the Assert Acknowledge Flag**

If the AA flag is set to "1", an acknowledge (low level to TWI0\_SDA) will be returned during the acknowledge clock pulse on the TWI0\_SCL line when:

- 1) The own slave address has been received.
- 2) A data byte has been received while TWI0 is in the master/receiver mode.
- 3) A data byte has been received while TWI0 is in the addressed slave/receiver mode.

If the AA flag is reset to "0", a not acknowledge (high level to TWI0\_SDA) will be returned during the acknowledge clock pulse on TWI0\_SCL when:

- 1) A data has been received while TWI0 is in the master/receiver mode.
- 2) A data byte has been received while TWI0 is in the addressed slave/receiver mode.

# MG82FG5B32/16/08

Bit 7, 1~0: CR2, CR1 and CR0, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI0 is in a master mode. The highest master mode clock frequency is limited to 1MHz. In slave mode, it is no need to select the clock rate. TWI0 will automatically synchronize with any clock frequency from master, which is up to 400KHz. The various serial clock rates are shown in Table 21–1.

Table 21–1. TWI0 Serial Clock Rates

CR2	CR1	CR0	TWI0 Clock Selection	TWI0 Clock Rate @ SYSCLK=12MHz
0	0	0	SYSClk/8	1.5MHz <sup>Note1</sup>
0	0	1	SYSClk/16	750 KHz
0	1	0	SYSClk/32	375 KHz
0	1	1	SYSClk/64	187.5 KHz
1	0	0	SYSClk/128	93.75 KHz
1	0	1	SYSClk/256	46.875 KHz
1	1	0	<b>S1TOF/6</b>	Variable
1	1	1	<b>T0OF/6</b>	Variable

Note:

1. The Maximum TWI0 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.
2. SYSCLK is the system clock.
3. S1TOF is UART1 Baud-Rate Generator Overflow.
4. T0OF is Timer 0 Overflow.

### SISTA: 2-wire Serial Interface Status Register

SFR Page = 0 only

SFR Address = 0xD3

RESET= 1111-1000

7	6	5	4	3	2	1	0
SIS7	SIS6	SIS5	SIS4	SIS3	SIS2	SIS1	SIS0
R	R	R	R	R	R	R	R

SISTA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SISTA contains F8H, no serial interrupt is requested. All other SISTA values correspond to defined TWI0 states. When each of these states is entered, a status interrupt is requested (SI=1). A valid status code is present in SISTA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

### AUXR1: Auxiliary Control Register 1

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	<b>P6TWI0</b>	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: P6TWI0, TWI0 function on P6. The function is valid when P60OC[1:0] is equal to "00".

P6TWI	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

## 21.5. TWI1 Register

### SI1ADR: 2-wire Serial Interface 1 Address Register

SFR Page = 1 only

SFR Address = 0xD1 RESET= 0000-0000

7	6	5	4	3	2	1	0
A61	A51	A41	A31	A21	A11	A01	GC1
R/W							

The CPU can read from and write to this register directly. SI1ADR is not affected by the TWI1 hardware. The contents of this register are irrelevant when TWI1 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC1) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI1 bus after a START condition.

### SI1DAT: 2-wire Serial Interface 1 Data Register

SFR Page = 1 only

SFR Address = 0xD2 RESET= 0000-0000

7	6	5	4	3	2	1	0
D71	D61	D51	D41	D31	D21	D11	D01
R/W							

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI1 is in a defined state and the serial interrupt flag (SI1) is set. Data in SI1DAT remains stable as long as SI1 is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SI1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SI1DAT.

SI1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SI1DAT on the rising edges of serial clock pulses on the TWI1\_SCL line. When a byte has been shifted into SI1DAT, the serial data is available in SI1DAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SI1DAT on the falling edges of clock pulses on the TWI1\_SCL line.

When the CPU writes to SI1DAT, the bit D71 is the first bit to be transmitted to the TWI1\_SDA line. After nine serial clock pulses, the eight bits in SI1DAT will have been transmitted to the TWI1\_SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SI1DAT.

### SI1CON: 2-wire Serial Interface 1 Control Register

SFR Page = 1 only

SFR Address = 0xD4 RESET= 0000-0000

7	6	5	4	3	2	1	0
CR21	ENSI1	STA1	STO1	SI1	AA1	CR11	CR01
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CPU can read and write to this register directly. Two bits are affected by the TWI1 hardware: the SI1 will be set when a serial interrupt occurred, and the STO1 will be cleared when a STOP condition is present on the bus. The STO1 is also cleared when ENSI1="0".

Bit 7: CR21, TWI1 Clock Rate select bit 2 (associated with CR11 and CR01).

### Bit 6: ENSI1, the TWI1 Hardware Enable Bit

When ENSI1 is "0", the TWI1\_SDA and TWI1\_SCL outputs are in a high impedance state, and it will ignore the input signals. TWI1 is in the not-addressed slave state, and STO1 is forced to "0". No other bits are affected, under this mode the TWI1\_SDA and TWI1\_SCL can be used as general purpose I/O pins. When ENSI1 is "1", TWI1 is enabled, the TWI1\_SDA and TWI1\_SCL assign to port pin latch, such as P1.1 and P1.0. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

### Bit 5: STA1, the START Flag

When the STA1 bit is set to enter a master mode, the TWI1 hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then TWI1 waits for a STOP condition and generates a START condition after a delay. If STA1 is set while TWI1 is already in a master mode and one or more bytes are transmitted or received, TWI1 transmits a repeated START condition. STA1 may be set at any time. STA1 may also be set when TWI1 is an addressed slave. When the STA1 bit is reset, no START condition or repeated START condition will be generated.

When sets the STA1 to enter master mode, the TWI1 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI1 will wait for a STOP condition and generates a START condition after a delay. If STA1 is set while TWI1 is already in a master mode and one or more bytes are transmitting or receiving, TWI1 will send a repeated START condition. STA may be set at any time. STA may also be set when TWI1 is an addressed slave mode. When the STA bit is reset, no START condition or repeated START condition will be generated.

### Bit 4: STO1, the STOP Flag

When the STO1 is set while TWI1 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI1 hardware clears the STO1 flag. In a slave mode, the STO1 flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI1 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO1 flag is automatically cleared by hardware. If the STA1 and STO1 bits are both set, then a STOP condition is transmitted to the bus if TWI1 is in a master mode (in a slave mode, TWI1 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

### Bit 3: SI1, the Serial interface 1 Interrupt Flag

When a new TWI1 state is present in the SI1STA register, the SI1 flag is set by hardware. And, if the TWI1 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI1 is set, the low period of the serial clock on the TWI1\_SCL line is stretched, and the serial transfer is suspended. A high level on the TWI1\_SCL line is unaffected by the serial interrupt flag. SI1 must be cleared by software writing "0" on this bit. When the SI1 flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI1\_SCL line.

### Bit 2: AA1, the Assert Acknowledge Flag

If the AA1 flag is set to "1", an acknowledge (low level to TWI1\_SDA) will be returned during the acknowledge clock pulse on the TWI1\_SCL line when:

- 1) The own slave address has been received.
- 2) A data byte has been received while TWI1 is in the master/receiver mode.
- 3) A data byte has been received while TWI1 is in the addressed slave/receiver mode.

If the AA1 flag is reset to "0", a not acknowledge (high level to TWI1\_SDA) will be returned during the acknowledge clock pulse on TWI1\_SCL when:

- 1) A data has been received while TWI1 is in the master/receiver mode.
- 2) A data byte has been received while TWI1 is in the addressed slave/receiver mode.

Bit 7, 1~0: CR21, CR11 and CR01, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI1 is in a master mode. The highest master mode clock frequency is limited to 1MHz. In slave mode, it is no need to select the clock rate. TWI1 will automatically synchronize with any clock frequency from master, which is up to 400KHz. The various serial clock rates are shown in Table 21–1.

Table 21–2. TWI1 Serial Clock Rates

CR21	CR11	CR01	TWI1 Clock Selection	TWI1 Clock Rate @ SYSCLK=12MHz
0	0	0	SYSCLK/8	1.5 MHz <sup>Note1</sup>
0	0	1	SYSCLK/16	750 KHz
0	1	0	SYSCLK/32	375 KHz
0	1	1	SYSCLK/64	187.5 KHz
1	0	0	SYSCLK/128	93.75 KHz
1	0	1	SYSCLK/256	46.875 KHz
1	1	0	<b>S1TOF/6</b>	Variable
1	1	1	<b>T0OF/6</b>	Variable

Note:

1. The Maximum TWI1 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.
2. SYSCLK is the system clock.
3. 2. S1TOF is UART1 Baud-Rate Generator Overflow.
4. 3. T0OF is Timer 0 Overflow.

**SI1STA: 2-wire Serial Interface 1 Status Register**

SFR Page = 1 only

SFR Address = 0xD3 RESET= 1111-1000

7	6	5	4	3	2	1	0
SIS71	SIS61	SIS51	SIS41	SIS31	SIS21	SIS11	SIS01
R	R	R	R	R	R	R	R

SI1STA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SI1STA contains F8H, no serial interrupt is requested. All other SI1STA values correspond to defined TWI1 states. When each of these states is entered, a status interrupt is requested (SI1=1). A valid status code is present in SI1STA when S1 is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

**AUXR3: Auxiliary Register 3**

SFR Page = 0~F

SFR Address = 0xA4 RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	GF	P1S0MI	P3ECI	<b>P3TWI1</b>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: P3TWI1, TWI1 function on P3.

P3TWI1	TWI1_SCL	TWI1_SDA
0	P1.0	P1.1
1	P3.0	P3.1

## 21.6. TWI0 Sample Code

### (1). Required Function: Set TWI0 Master write/read

Assembly Code Example

Under constructed...

C Code Example:

```
uCHAR I2C_Read(uCHAR Dev_Addr, uCHAR Reg_Addr)
{
    uCHAR usData = 0;

    SICON |= STA;
    SICON &= ~SI;
    while(( SICON & SI ) != SI );
    SICON &= ~STA;

    SIDAT = Dev_Addr;                // send device address
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SIDAT = Reg_Addr;                // send register address
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SICON |= STA;                    // restart
    SICON &= ~SI;
    while(( SICON & SI ) != SI );
    SICON &= ~STA;

    SIDAT = Dev_Addr | 0x01;         // send device address
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SICON &= ~SI;
    while(( SICON & SI ) != SI );
    usData = SIDAT;

    SICON |= STO;
    SICON &= ~SI;
    while(( SICON & STO ) == STO );

    return usData;
}

void I2C_Write(uCHAR Dev_Addr, uCHAR Reg_Addr, uCHAR ucData)
{
    SICON |= STA;
    SICON &= ~SI;
    while(( SICON & SI ) != SI );
    SICON &= ~STA;

    SIDAT = Dev_Addr;                // send device address
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SIDAT = Reg_Addr;                // send register address
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SIDAT = ucData;                  // send data
    SICON &= ~SI;
    while(( SICON & SI ) != SI );

    SICON |= STO;
    SICON &= ~SI;
    while(( SICON & STO ) == STO );
}
```

```
}  
void main()  
{  
    SICON |= ENSI; //enable TWI0 and clock source is 1.5M@MCU run at 12Mhz  
    I2C_Write(0xA0, 0x30, 0x55);  
    delay_ms(10);  
    P0 = I2C_Read(0xA0, 0x30);  
  
    while(1);  
}
```


## 22. Serial Interface Detection (SID/STWI)

The serial interface detection module is always monitoring the “Start” and “Stop” condition on software two-wire-interface (STWI). STWI\_SCL is the serial clock signal and STWI\_SDA is the serial data signal. If any matched condition is detected, hardware set the flag on STAF and STOF. Software can poll these two flags or set SIDFIE (SFIE.7) to share the interrupt vector on System Flag. And STWI\_SCL is located on nINT1 which helps MCU to strobe the serial data by nINT1 interrupt. Software can use these resources to implement a variable TWI slave device.

### 22.1. SID Structure

Figure 22–1 shows the configuration of STAF and STOF detection, interrupt architecture and event detecting waveform.

Figure 22–1. Serial Interface Detection structure



### 22.2. SID Register

#### AUXR3: Auxiliary Register 3

SFR Page = 0~F

SFR Address = 0xA4

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	GF	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI.

0: Clear by firmware by writing “0” on it.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI.

0: Clear by firmware by writing “0” on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus.

#### SFIE: System Flag Interrupt Enable Register

SFR Page = 0~F

SFR Address = 0x8E

RESET = 0110-X000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	--	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: SIDFIE, Serial Interface (STWI) Detection Flag Interrupt Enabled.

0: Disable SID Flags (STAF or STOF) interrupt.

1: Enable SID Flags (STAF or STOF) interrupt.

### 22.3. SID Sample Code

There are two sample codes in the following diagram to implement STWI slave device. The first one is fully interrupt mode. It uses the STAF and STOF interrupt to detect the Start/Stop event and nINT interrupt to strobe serial data input. When SYSCLK = 24MHz, the maximum speed of STWI slave is 200K bps. But the real speed must consider the other interrupt service duration in system application.

The second sample code is burst mode. Software only uses STAF and STOF for STWI event detection. Then, software polls the port pin state for STWI\_SCL and STWI\_SDA control. When SYSCLK = 24MHz, the general speed is 200K bps in this mode

(1). Required Function: STWI Slave on SYSCLK=24MHz in fully interrupt mode:

Assembly Code Example:

```

$INCLUDE (REG_MG82FG5B32.INC)

SLAVE_DEV_ADDR    EQU    20H                ; declare slave device address
DATA_LENGTH       EQU    32                ; declare buffer size

;-----
; declare the TWSI state
;-----
I2C_SlaveStandby  EQU    0x00
I2C_SLA_with_W    EQU    0x01
I2C_SLA_with_R    EQU    0x02
I2C_Disable       EQU    0x03
I2C_SL_W_ACK      EQU    0x04
I2C_SL_R_ACK      EQU    0x05
I2C_SL_R_NAK      EQU    0x06

;-----
; declare the TWSI pin
;-----
SDA                EQU    P3.2
SCL                EQU    P3.3

;-----
; data area
;-----
CONTROLDATA SEGMENT DATA
    RSEG CONTROLDATA
ReceiveString:    DS            DATA_LENGTH    ; data buffer
STACK:           DS            40              ; stack area size
position:        DS            1
tempByte:        DS            1

ADDR:            DS            1
IICByte:         DS            1
Stage:           DS            1

BITDATA SEGMENT BIT
    RSEG BITDATA
firstByte:       DBIT          1                ; the flag for receive SLA+R/W
completeAByte:  DBIT          1                ; set complete flag when transfer/receive one byte
Slave_RW:       DBIT          1                ; clear Slave_RW to receive / set to transfer

;-----
; code area
;-----
    CSEG AT 0000H                ;start address = 0x0000
    JMP ASSEMBLY_MAIN

    CSEG AT 0013H                ; EX1 interrupt ISR address
    JMP SCL_DETECT_ISR
    
```

## MG82FG5B32/16/08

```
CSEG AT 005BH ; detect STAF or STOF ISR address
JMP SystemFlag_ISR

TWSI_CS SEGMENT CODE
RSEG TWSI_CS
USING 0

ASSEMBLY_MAIN:
MOV SP,#STACK ; initial SP for stack size
ANL CKCON0,#11111000B ; system clock / 1
CALL INITIAL_TWSI ; initial TWSI

MAIN_LOOP:
; to do ...

MOV ACC,Stage
XRL A,#I2C_Disable
JZ MAIN_LOOP

JNB completeAByte,MAIN_LOOP ; have an event ?

; -----
MOV ACC,Stage
CJNE A,#I2C_SLA_with_W,SUBROUTINE_I2C_SLA_with_R

SUBROUTINE_I2C_SLA_with_W:
MOV R1,#ReceiveString ; initial for receive
CLR completeAByte ; clear event flag
JMP MAIN_LOOP

SUBROUTINE_I2C_SLA_with_R:
CJNE A,#I2C_SLA_with_R,SUBROUTINE_I2C_SL_W_ACK

MOV R1,#ReceiveString ; initial for transfer
MOV A,@R1
MOV IICByte,A
RLC A ; it must transfer MSB to SDA
MOV SDA,C
CLR completeAByte ; clear event flag
JMP MAIN_LOOP

SUBROUTINE_I2C_SL_W_ACK:
CJNE A,#I2C_SL_W_ACK,SUBROUTINE_I2C_SL_R_ACK
MOV @R1,IICByte ; save data to "ReceiveString"

INC R1 ; limit buffer index
CJNE R1,#ReceiveString+DATA_LENGTH,$+3+2
MOV R1,#ReceiveString

CLR completeAByte ; clear event flag
JMP MAIN_LOOP

SUBROUTINE_I2C_SL_R_ACK:
CJNE A,#I2C_SL_R_ACK,SUBROUTINE_I2C_SL_R_NAK

INC R1 ; limit buffer index
CJNE R1,#ReceiveString+DATA_LENGTH,$+3+2
MOV R1,#ReceiveString

MOV IICByte,@R1 ; prepare data form data buffer
MOV ACC,@R1
RLC A
MOV SDA,C ; SDA = MSB

CLR completeAByte ; clear event flag
JMP MAIN_LOOP
```

```

SUBROUTINE_I2C_SL_R_NAK:
    CJNE    A,#I2C_SL_R_NAK,MAIN_LOOP

    SETB    SDA                ; NAK-event
    CLR     completeAByte
    JMP     MAIN_LOOP

;-----
; initial TWSI interrupt (priority) & trigger mode
;-----
INITIAL_TWSI:
    ; System Flag have the highest priority
    ORL     EIP1H,#08H
    ORL     EIP1L,#08H

    ; the EX1 priority
    ORL     IPOH,#00000100B
    ANL     IPOL,#11111011B

    ; enable ETWSI
    ORL     EIE1,#ESF
    ORL     SFIE,#SDIFIE
    SETB    EA

    ; P33 & P32 is open drain mode for TWSI
    MOV     P3M0,#0CH
    MOV     P3M1,#0CH

    ; edge detect
    SETB    IT1
    ORL     AUXR0,#INT1H

    ; declare slave device address
    MOV     ADDR,#SLAVE_DEV_ADDR
    MOV     Stage,#I2C_Disable
    CLR     completeAByte

    RET

;-----
; initial TWSI's SDA (STAF & STOF) edge detection
;-----
SystemFlag_ISR:
    PUSH    ACC
    PUSH    PSW

    MOV     ACC, AUXR1                ; check STAF or STOF ?
    JB     ACC.3,STAF_ROUTINE
    JB     ACC.2,STOF_ROUTINE

EXIT_FLAG_ISR:
    POP     PSW
    POP     ACC
    RETI

STAF_ROUTINE:                ; start of TWSI

; initial EX0 for raising edge detection and enable EX0 interrupt
    ORL     AUXR0, #INT1H
    NOP
    CLR     IE1
    SETB    SDA
    SETB    EX1

    MOV     position,#0FFH            ; initial position for TWSI
    ANL     AUXR1,#~STAF            ; clear STAF flag

```

```

CLR    Slave_RW                ; clear for receive a byte or address
MOV    Stage,#I2C_SlaveStandby
SETB   firstByte                ; address byte flag
JMP    EXIT_FLAG_ISR

STOF_ROUTINE:                    ; stop of TSWI
CLR    EX1                      ; disable EX0 interrupt service routine
ANL    AUXR1,#~STOF             ; clear STOF flag
MOV    Stage,#I2C_Disable
JMP    EXIT_FLAG_ISR

;-----
; access SDA by EX1 interrupt
;-----
SCL_DETECT_ISR:
PUSH   ACC
PUSH   PSW

INC    position
JB     Slave_RW,SLAVE_READ

;-----
SLAVE_WRITE:
MOV    A,position
CLR    C
SUBB   A,#8
JNC    SLAVE_WRITE_WAIT_FOR_ACK ; is ACK signal ?

SLAVE_WRITE_8BITS:                ; MSB~LSB (8 bits)
MOV    ACC,tempByte              ; 1. rotate tempByte
MOV    C,SDA
RLC    A                          ; 2. rotate SDA to tempByte.0
MOV    tempByte,ACC

;
MOV    A,position
CJNE   A,#7,EXIT_SCL_DETECT_ISR

;
ANL    AUXR0,#~INT1H            ; the falling edge of ACK signal
NOP
CLR    IE1
JMP    EXIT_SCL_DETECT_ISR

SLAVE_WRITE_WAIT_FOR_ACK:          ; for 9 bit (ACK/NAK)
JNZ    COMPLETE_WRITE_ONE_BYTE
JNB    firstByte,SLAVE_WRITE_RESPONSE_ACK

MOV    ACC,tempByte
CLR    C
RRC    A
CJNE   A,ADDR,NOT_SLAVE_ADDR

SLAVE_WRITE_RESPONSE_ACK:
CLR    SDA
JMP    EXIT_SCL_DETECT_ISR

NOT_SLAVE_ADDR:
CLR    EX1
MOV    Stage,#I2C_Disable
JMP    EXIT_SCL_DETECT_ISR

COMPLETE_WRITE_ONE_BYTE:          ; 9th falling edge
ORL    AUXR0,#INT1H            ; the raising edge of SCL signal
NOP
CLR    IE1
SETB   SDA
SETB   completeAByte            ; set '1' when it receives a byte
MOV    position,#0FFH          ; reset position

JNB    firstByte,REPEAT_RECEIVE_MODE
CLR    firstByte

```

```

; SLA+W or SLA+R ?
CLR   Slave_RW
MOV   ACC,tempByte
JNB   ACC.0,SET_IN_SLAW_MODE
SETB  Slave_RW

ANL   AUXR0,#~INT1H      ; the falling edge of ACK signal
NOP
CLR   IE1

MOV   Stage,#I2C_SLA_with_R
JMP   EXIT_SCL_DETECT_ISR

SET_IN_SLAW_MODE:
MOV   Stage,#I2C_SLA_with_W
JMP   EXIT_SCL_DETECT_ISR

REPEAT_RECEIVE_MODE:
MOV   IICByte,tempByte
MOV   Stage,#I2C_SL_W_ACK
;-----
EXIT_SCL_DETECT_ISR:
POP   PSW
POP   ACC
RETI
;-----

SLAVE_READ:
MOV   A,position
CLR   C
SUBB  A,#7
JNC   SLAVE_READ_WAIT_FOR_ACK ; is ACK signal ?
SLAVE_READ_8BITS:
MOV   A,IICByte          ; rotate tempByte.7 to SDA
RL    A
MOV   IICByte,A
RLC   A
MOV   SDA,C
JMP   EXIT_SCL_DETECT_ISR

SLAVE_READ_WAIT_FOR_ACK:
SETB  SDA
JNZ   COMPLETE_READ_ONE_BYTE
JMP   EXIT_SCL_DETECT_ISR

COMPLETE_READ_ONE_BYTE:
SETB  completeAByte      ; set '1' when it receives a byte
MOV   position,#0FFH     ; reset position
JNB   SDA,SET_I2C_SLAVE_READ_ACK
MOV   Stage,#I2C_SL_R_NAK
JMP   EXIT_SCL_DETECT_ISR

SET_I2C_SLAVE_READ_ACK:
MOV   Stage,#I2C_SL_R_ACK
JMP   EXIT_SCL_DETECT_ISR
;-----
END

```

C Code Example:

```

#include <REG_MG82FG5B32.H>
#include <intrins.h>

```

## MG82FG5B32/16/08

```
#define SLAVE_DEV_ADDR      0x20          // declare slave device address
#define DATA_LENGTH      32          // declare buffer size

//-----
// declare I2C stage
//-----
#define I2C_SlaveStandby 0x00
#define I2C_SLA_with_W   0x01
#define I2C_SLA_with_R   0x02
#define I2C_Disable      0x03
#define I2C_SL_W_ACK     0x04          // SLA_W with data ACK
#define I2C_SL_R_ACK     0x05          // SLA_R with data ACK
#define I2C_SL_R_NAK     0x06          // SLA_R with data NAK

//-----
// declare global variable
//-----
typedef struct {
    unsigned char ADDR;
    unsigned char IICByte;
    unsigned char Stage:8;
    unsigned char completeAByte:1;
    unsigned char Slave_RW:1;
} _TWSI;

_TWSI twsi;
unsigned char tempByte;
unsigned char position;
bit firstByte;

//-----
// declare the TWSI pin
//-----
sbit SDA = P3^2;
sbit SCL = P3^3;

//-----
// initial TWSI interrupt (priority) & trigger mode
//-----
void INITIAL_TWSI ()
{
    // System Flag have the highest priority
    EIP1H |= 0x08;
    EIP1L |= 0x08;

    // the EX1 have normal priority
    IPOH |= 0x08;
    IPOL &= ~0x08;

    EIE1 |= ESF;          // enable ETWSI
    SFIE |= SDIFIE;
    EA = 1;

    // P33 & P32 is open drain mode for TWSI
    P3M0 = 0x0C;
    P3M1 = 0x0C;

    IT1 = 1;
    AUXR0 |= INT1H;

    // declare slave device address
    twsi.ADDR = SLAVE_DEV_ADDR;
    twsi.completeAByte = 0;
    twsi.Stage = I2C_Disable;
}

//-----
// main()
```

```

//-----
void main(void)
{
    unsigned char BufferIndex;
    unsigned char ReceiveString    [DATA_LENGTH];

    CKCON0 &= ~0x07;                // system clock / 1
    INITIAL_TWSI ();                // initial interrupt and priority

    while (1) {
        if (twsi.Stage != I2C_Disable) {
            if (twsi.completeAByte == 1) {
                switch (twsi.Stage) {
                    case I2C_SLA_with_W:
                        BufferIndex = 0;           // initial BufferIndex
                        twsi.completeAByte = 0;
                        twsi.Stage = I2C_SlaveStandby;
                        break;

                    case I2C_SLA_with_R:
                        // prepare MSB on SDA pin
                        twsi.IICByte = ReceiveString [0];
                        SDA = twsi.IICByte & 0x80;

                        BufferIndex = 0;           // initial BufferIndex
                        twsi.completeAByte = 0;
                        twsi.Stage = I2C_SlaveStandby;
                        break;

                    case I2C_SL_W_ACK:
                        ReceiveString [BufferIndex] = twsi.IICByte;
                        twsi.completeAByte = 0;

                        BufferIndex    ++;           // limit BufferIndex 0~31
                        BufferIndex    &= 0x1F;
                        twsi.Stage = I2C_SlaveStandby;

                        break;

                    case I2C_SL_R_ACK:
                        BufferIndex    ++;           // limit BufferIndex 0~31
                        BufferIndex    &= 0x1F;

                        twsi.IICByte = ReceiveString [BufferIndex];
                        SDA = twsi.IICByte & 0x80;
                        twsi.completeAByte = 0;
                        twsi.Stage = I2C_SlaveStandby;
                        break;

                    case I2C_SL_R_NAK:
                        SDA = 1;
                        twsi.completeAByte = 0;
                        twsi.Stage = I2C_SlaveStandby;
                        break;

                }
            }
            // to do ...
        }
    }
}
//-----
// initial TWSI's SDA (STAF & STOF) edge  detection

```

```
//-----  
void SystemFlag_ISR (void) interrupt 11  
{  
    unsigned char tempReg;  
  
    tempReg = AUXR1;  
    AUXR1 &= ~(STAF+STOF); // clear STAF & STOF flag  
  
    if (tempReg & STOF){  
        EX1 = 0;  
        twsi.Stage = I2C_Disable;  
  
    } else if (tempReg & STAF){  
        AUXR0 |= INT1H; // SCL raise edge detection  
        _nop_();  
        IE1 = 0;  
        SDA = 1;  
  
        EX1 = 1; // enable EX1  
        position = 0xFF;  
        twsi.Slave_RW = 0; // clear for receive a byte or address  
  
        twsi.Stage = I2C_SlaveStandby;  
        firstByte = 1;  
    }  
}  
  
//-----  
// access SDA by EX1 interrupt  
  
//-----  
void TWSI_EX1_ISR (void) interrupt 2  
{  
    position ++;  
  
    if ((twsi.Slave_RW) == 0) {  
        if (position < 8) { // 0~7th bit  
            tempByte = tempByte << 1; // 6th  
            tempByte |= SDA;  
  
            if (position == 7) { // detect falling edge  
                AUXR0 &= ~INT1H;  
                _nop_();  
                IE1 = 0;  
                return;  
            } else {  
                IE1 = 0;  
                return;  
            }  
        }  
  
        } else if (position == 8){ // 9th bit - ACK bit  
            if (firstByte) {  
                if ((tempByte >> 1) == twsi.ADDR) {  
                    SDA = 0;  
                } else {  
                    EX1 = 0;  
                    twsi.Stage = I2C_Disable;  
                }  
            } else {  
                SDA = 0;  
            }  
        } else {  
            position = 0xFF; // reset position  
            AUXR0 |= INT1H; // reset SCL interrupt for raising edge detection  
        }  
}
```

```

        _nop_ ();
        IE1 = 0;
        SDA = 1;

        if (firstByte) {
            firstByte = 0;

            if ((tempByte & 0x01) == 0x01) {
                twsi.Slave_RW = 1;
                twsi.Stage = I2C_SLA_with_R;

                // for SCL falling edge detection
                AUXR0 &= ~INT1H;
                _nop_ ();
                IE1 = 0;

            } else {
                twsi.Slave_RW = 0;
                twsi.Stage = I2C_SLA_with_W;
            }
        } else {
            twsi.Stage = I2C_SL_W_ACK;
        }

        twsi.IICByte = tempByte;
        twsi.completeAByte = 1;           // set '1' when it transfer a byte
    }
} else {
    if (position < 7) {
        twsi.IICByte = twsi.IICByte << 1; // send 6~0th bit to SDA
        SDA = twsi.IICByte & 0x80;
    } else if (position == 8) {
        twsi.completeAByte = 1;           // set '1' when it transfer a byte
        position = 0xFF;                 // reset position

        if (SDA) {
            twsi.Stage = I2C_SL_R_NAK;
        } else {
            twsi.Stage = I2C_SL_R_ACK;
        }
        return;
    } else {
        SDA = 1;                         // ACK/NAK bit
    }
}
}
}

```

(2). Required Function: STWI Slave on SYSCLK=24MHz in burst mode:

```

Assembly Code Example:
$INCLUDE (REG_MG82FG5B32.INC)

SLAVE_DEV_ADDR    EQU        20H        ; declare slave device address
DATA_LENGTH       EQU        32        ; declare buffer size

;-----
; declare the TWSI state
;-----
I2C_SlaveStandby  EQU        0x00
I2C_SLA_with_W    EQU        0x01
I2C_SLA_with_R    EQU        0x02
I2C_Disable       EQU        0x03
I2C_SL_W_ACK      EQU        0x04
I2C_SL_R_ACK      EQU        0x05

```

# MG82FG5B32/16/08

```

I2C_SL_R_NAK      EQU      0x06
;-----
; declare the TWSI pin
;-----
SDA               EQU      P3.2
SCL               EQU      P3.3
;-----
; data area
;-----
CONTROLDATA SEGMENT      DATA
                RSEG CONTROLDATA
ReceiveString:    DS       DATA_LENGTH ; data buffer
STACK:           DS       40           ; stack area size
position:        DS       1
tempByte:        DS       1

ADDR:           DS       1
IICByte:        DS       1
Stage:          DS       1

BITDATA SEGMENT BIT
                RSEG BITDATA
firstByte:      DBIT      1           ; the flag for receive SLA+R/W
completeAByte:  DBIT      1           ; set complete flag when transfer/receive one byte
Slave_RW:       DBIT      1           ; clear Slave_RW to receive / set to transfer
DisableTWSI:    DBIT      1           ; clear DisableTWSI to active TWSI transceiver
StartTWSI:      DBIT      1
;-----
; code area
;-----
                CSEG      AT 0000H           ;start address = 0x0000
                JMP       ASSEMBLY_MAIN

                CSEG      AT 0013H           ; EX0 interrupt ISR address
                JMP       SCL_DETECT_ISR

                CSEG      AT 005BH           ; detect STAF or STOF ISR address
                JMP       SystemFlag_ISR

TWSI_CS SEGMENT CODE
                RSEG TWSI_CS
                USING 0

ASSEMBLY_MAIN:
                MOV       SP,#STACK           ; initial SP for stack size
                ANL       CKCON0,#11111000B  ; system clock / 1
                CALL      INITIAL_TWSI       ; initial TWSI

MAIN_LOOP:
                ; to do ...

                MOV       ACC,Stage
                XRL       A,#I2C_Disable
                JZ        MAIN_LOOP

                JNB       completeAByte,MAIN_LOOP ; have an event ?
;-----
                MOV       ACC,Stage
                CJNE      A,#I2C_SLA_with_W,SUBROUTINE_I2C_SLA_with_R

SUBROUTINE_I2C_SLA_with_W:
                MOV       R1,#ReceiveString ; initial for receive
                CLR       completeAByte     ; clear event flag

```

```

JMP          MAIN_LOOP

SUBROUTINE_I2C_SLA_with_R:
  CJNE       A,#I2C_SLA_with_R,SUBROUTINE_I2C_SL_W_ACK

  MOV        R1,#ReceiveString          ; initial for transfer
  MOV        A,@R1
  MOV        IICByte,A
  RLC        A                          ; it must transfer MSB to SDA
  MOV        SDA,C
  CLR        completeAByte              ; clear event flag
  JMP        MAIN_LOOP

SUBROUTINE_I2C_SL_W_ACK:
  CJNE       A,#I2C_SL_W_ACK,SUBROUTINE_I2C_SL_R_ACK
  MOV        @R1,IICByte                 ; save data      to "ReceiveString"

  INC        R1                          ; limit    buffer index
  CJNE       R1,#ReceiveString+DATA_LENGTH,$+3+2
  MOV        R1,#ReceiveString

  CLR        completeAByte              ; clear event flag
  JMP        MAIN_LOOP

SUBROUTINE_I2C_SL_R_ACK:
  CJNE       A,#I2C_SL_R_ACK,SUBROUTINE_I2C_SL_R_NAK

  INC        R1                          ; limit    buffer index
  CJNE       R1,#ReceiveString+DATA_LENGTH,$+3+2
  MOV        R1,#ReceiveString

  MOV        IICByte,@R1                 ; prepare data form data buffer
  MOV        ACC,@R1
  RLC        A
  MOV        SDA,C                       ; SDA = MSB

  CLR        completeAByte              ; clear event flag
  JMP        MAIN_LOOP

SUBROUTINE_I2C_SL_R_NAK:
  CJNE       A,#I2C_SL_R_NAK,MAIN_LOOP

  SETB       SDA                         ; NAK-event
  CLR        completeAByte
  JMP        MAIN_LOOP

;-----
; initial TWSI interrupt (priority)    & trigger mode
;-----
INITIAL_TWSI:
  ; System Flag have the highest priority
  ORL        EIP1H,#08H
  ORL        EIP1L,#08H

  ; the EX1 priority
  ORL        IPOH,#00000100B
  ANL        IPOL,#11111011B

  ; enable ETWSI
  ORL        EIE1,#ESF
  ORL        SFIE,#SDIFIE
  SETB      EA

  ; P33 & P32 is open drain mode for TWSI
  MOV        P3M0,#0CH
  MOV        P3M1,#0CH

```

```

; edge detect
SETB      IT1
ORL       AUXR0,#INT1H

; declare slave device address
MOV       ADDR,#SLAVE_DEV_ADDR
MOV       Stage,#I2C_Disable
CLR       completeAByte

RET

;-----
; initial TWSI's SDA (STAF & STOF) edge detection
;-----
SystemFlag_ISR:
    PUSH   ACC
    PUSH   PSW

    MOV    ACC, AUXR1                ; check STAF or STOF ?
    JB    ACC.3, STAF_ROUTINE
    JB    ACC.2, STOF_ROUTINE

EXIT_FLAG_ISR:
    POP    PSW
    POP    ACC
    RETI

STAF_ROUTINE:
                                ; start of TWSI
    ORL    AUXR0, #INT1H ; initial EX0 for raising edge detection and enable EX0 interrupt
    NOP
    CLR    IE1
    SETB   SDA
    SETB   EX1

    CLR    DisableTWSI                ; clear DisableTWSI flag to 0 (= active TWSI)
    ANL    AUXR1, #~STAF              ; clear STAF flag

    CLR    Slave_RW                    ; clear for receive a byte or address
    MOV    Stage,#I2C_SlaveStandby
    SETB   firstByte                    ; address byte flag
    SETB   StartTWSI
    JMP    EXIT_FLAG_ISR

STOF_ROUTINE:
                                ; stop of TSWI
    CLR    EX1                        ; disable EX0 interrupt service routine

    ANL    AUXR1, #~STOF              ; clear STOF flag
    SETB   DisableTWSI                ; disable DisableTWSI (= inactive TWSI)
    MOV    Stage,#I2C_Disable
    JMP    EXIT_FLAG_ISR

;-----
; access SDA by EX1 interrupt
;-----
SCL_DETECT_ISR:
    PUSH   ACC
    PUSH   PSW

    JNB    Slave_RW, SLAVE_WRITE
    JMP    SLAVE_READ

;-----
SLAVE_WRITE:
    JNB    StartTWSI,$+5
    CLR    StartTWSI
    MOV    C, SDA                      ; MSB - bit 7
    MOV    A, tempByte                 ; left shift SDA to tempByte.0
    RLC    A

```

```

MOV      tempByte, A

CLR      IE1                                ; wait for IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3                  ; avoid STOF event

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 6
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 5
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 4
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 3
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 2
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      C, SDA                            ; bit 1
MOV      A, tempByte
RLC      A
MOV      tempByte, A
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6

```

## MG82FG5B32/16/08

```
LJMP      EXIT_SCL_DETECT_ISR
MOV       C, SDA                               ; bit 0
MOV       A, tempByte
RLC
MOV       tempByte, A
CLR       IE1

JB        DisableTWSI, EXIT_WITHOUT_COMPLETE_FLAG

JNB       StartTWSI,$+6
LJMP      EXIT_SCL_DETECT_ISR

ANL       AUXR0, #~INT1H                       ; set EX1 to falling edge detection
NOP
CLR       IE1
JB        IE1, $+6
JNB       DisableTWSI, $-3

JNB       firstByte,SLAVE_WRITE_RESPONSE_ACK

MOV       ACC,tempByte
CLR       C
RRC
CJNE     A,ADDR,NOT_SLAVE_ADDR
SLAVE_WRITE_RESPONSE_ACK:
CLR       SDA
JMP      COMPLETE_WRITE_ONE_BYTE

NOT_SLAVE_ADDR:
CLR       EX1
MOV       Stage,#I2C_Disable
JMP      EXIT_SCL_DETECT_ISR

COMPLETE_WRITE_ONE_BYTE:                       ; 9th falling edge
CLR       IE1
JB        IE1, $+6                             ; wait for the 9th bit
JNB       DisableTWSI, $-3

SETB     SDA                                   ; set SDA for input

ORL       AUXR0, #INT1H                       ; set EX1 to edge detection
NOP
CLR       IE1

SETB     completeAByte                       ; set '1' when it receives a byte
JNB     firstByte,REPEAT_RECEIVE_MODE
CLR     firstByte

; SLA+Wor SLA+R ?
CLR     Slave_RW
MOV     ACC,tempByte
JNB     ACC.0,SET_IN_SLAW_MODE
SETB    Slave_RW

ANL     AUXR0,#~INT1H                       ; the falling edge of ACK signal
NOP
CLR     IE1

MOV     Stage,#I2C_SLA_with_R
JMP     EXIT_SCL_DETECT_ISR

SET_IN_SLAW_MODE:
MOV     Stage,#I2C_SLA_with_W
JMP     EXIT_SCL_DETECT_ISR

REPEAT_RECEIVE_MODE:
MOV     IICByte,tempByte
MOV     Stage,#I2C_SL_W_ACK
```

```

;-----
EXIT_SCL_DETECT_ISR:
    POP        PSW
    POP        ACC
    RETI

EXIT_WITHOUT_COMPLETE_FLAG:
    CLR        completeAByte
    JMP        EXIT_SCL_DETECT_ISR
;-----
SLAVE_READ:
    ; must transfer tempByte.7 in main routine
    ; and set EX1(SCL) for falling edge detection
    JNB        StartTWSI,$+5
    CLR        StartTWSI

    MOV        A,IICByte                ; transfer IICByte.6
    RL        A
    MOV        IICByte,A
    RLC        A
    MOV        SDA,C

    JNB        StartTWSI,$+6
    LJMP       EXIT_SCL_DETECT_ISR
    CLR        IE1                    ; wait for IE1
    JB         IE1, $+6
    JNB        DisableTWSI, $-3        ; avoid STOF event

    JNB        StartTWSI,$+6
    LJMP       EXIT_SCL_DETECT_ISR
    MOV        A,IICByte                ; transfer IICByte.5
    RL        A
    MOV        IICByte,A
    RLC        A
    MOV        SDA,C
    CLR        IE1
    JB         IE1, $+6
    JNB        DisableTWSI, $-3

    JNB        StartTWSI,$+6
    LJMP       EXIT_SCL_DETECT_ISR
    MOV        A,IICByte                ; transfer IICByte.4
    RL        A
    MOV        IICByte,A
    RLC        A
    MOV        SDA,C
    CLR        IE1
    JB         IE1, $+6
    JNB        DisableTWSI, $-3

    JNB        StartTWSI,$+6
    LJMP       EXIT_SCL_DETECT_ISR
    MOV        A,IICByte                ; transfer IICByte.3
    RL        A
    MOV        IICByte,A
    RLC        A
    MOV        SDA,C
    CLR        IE1
    JB         IE1, $+6
    JNB        DisableTWSI, $-3

    JNB        StartTWSI,$+6
    LJMP       EXIT_SCL_DETECT_ISR
    MOV        A,IICByte                ; transfer IICByte.2
    RL        A
    MOV        IICByte,A
    RLC        A

```

## MG82FG5B32/16/08

```

MOV      SDA,C
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      A,IICByte                ; transfer IICByte.1
RL       A
MOV      IICByte,A
RLC      A
MOV      SDA,C
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR
MOV      A,IICByte                ; transfer IICByte.0
RL       A
MOV      IICByte,A
RLC      A
MOV      SDA,C
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      StartTWSI,$+6
LJMP     EXIT_SCL_DETECT_ISR

SETB     SDA                        ; for 9th bit - ACK / NAK
CLR      IE1
JB       IE1, $+6
JNB      DisableTWSI, $-3

JNB      SDA,SET_I2C_SLAVE_READ_ACK
MOV      Stage,#I2C_SL_R_NAK
JMP      COMPLETE_READ_ONE_BYTE

SET_I2C_SLAVE_READ_ACK:
MOV      Stage,#I2C_SL_R_ACK

COMPLETE_READ_ONE_BYTE:
CLR      IE1
SETB     completeAByte            ; set '1' when it transfer a byte

JMP      EXIT_SCL_DETECT_ISR

```

```

;-----
END

```

### C Code Example:

```

#include <REG_MG82FG5B32.H>
#include <intrins.h>

#define SLAVE_DEV_ADDR      0x20                // declare slave device address
#define DATA_LENGTH      32                // declare buffer size

//-----
// declare I2C stage
//-----
#define I2C_SlaveStandby 0x00
#define I2C_SLA_with_W  0x01
#define I2C_SLA_with_R  0x02
#define I2C_Disable     0x03
#define I2C_SL_W_ACK    0x04                // SLA_W with data ACK
#define I2C_SL_R_ACK    0x05                // SLA_R with data ACK
#define I2C_SL_R_NAK    0x06                // SLA_R with data NAK

```

```

//-----
// declare global variable
//-----
typedef struct {
    unsigned char ADDR;
    unsigned char IICByte;
    unsigned char Stage:8;
    unsigned char completeAByte:1;
    unsigned char Slave_RW:1;
} _TWSI;

_TWSI twsi;
unsigned char tempByte;
bit firstByte,DisableTWSI,StartTWSI;

//-----
// declare the TWSI      pin
//-----
sbit SDA = P3^2;
sbit SCL = P3^3;

//-----
// initial TWSI      interrupt (priority) & trigger mode
//-----
void INITIAL_TWSI ()
{
    // System Flag have the      highest priority
    EIP1H |= 0x08;
    EIP1L |= 0x08;

    // the EX1 have normal priority
    IPOH |= 0x08;
    IPOL &= ~0x08;

    EIE1 |= ESF;                                // enable ETWSI
    SFIE |= SDIFIE;
    EA = 1;

    // P33 & P32 is open drain mode for TWSI
    P3M0 = 0x0C;
    P3M1 = 0x0C;

    IT1 = 1;
    AUXR0 |= INT1H;

    // declare slave device address
    twsi.ADDR = SLAVE_DEV_ADDR;
    twsi.completeAByte = 0;
    twsi.Stage = I2C_Disable;
}

//-----
// main()
//-----
void main(void)
{
    unsigned char BufferIndex;
    unsigned char ReceiveString      [DATA_LENGTH];

    CKCON0 &= ~0x07;                                // system clock / 1
    INITIAL_TWSI ();                                // initial interrupt and priority

    while (1) {
        if (twsi.Stage != I2C_Disable) {
            if (twsi.completeAByte == 1) {
                switch (twsi.Stage)      {
                    case I2C_SLA_with_W:

```

```

        BufferIndex = 0;           // initial BufferIndex
        twsi.completeAByte = 0;
        twsi.Stage = I2C_SlaveStandby;
        break;

    case I2C_SLA_with_R:
        // prepare MSB on SDA pin
        twsi.IICByte = ReceiveString [0];
        SDA = twsi.IICByte & 0x80;

        BufferIndex = 0;           // initial BufferIndex
        twsi.completeAByte = 0;
        twsi.Stage = I2C_SlaveStandby;
        break;

    case I2C_SL_W_ACK:
        ReceiveString [BufferIndex] = twsi.IICByte;
        twsi.completeAByte = 0;

        BufferIndex    ++;           // limit BufferIndex 0~31
        BufferIndex    &= 0x1F;
        twsi.Stage = I2C_SlaveStandby;

        break;

    case I2C_SL_R_ACK:
        BufferIndex    ++;           // limit BufferIndex 0~31
        BufferIndex    &= 0x1F;

        twsi.IICByte = ReceiveString [BufferIndex];
        SDA = twsi.IICByte & 0x80;
        twsi.completeAByte = 0;
        twsi.Stage = I2C_SlaveStandby;
        break;

    case I2C_SL_R_NAK:
        SDA = 1;
        twsi.completeAByte = 0;
        twsi.Stage = I2C_SlaveStandby;
        break;
    }
}

// to do ...
}

}

//-----
// initial TWI's SDA (STAF & STOF) edge detection
//-----
void SystemFlag_ISR (void) interrupt 11
{
    unsigned char tempReg;

    tempReg = AUXR1;
    AUXR1 &= ~(STAF+STOF);           // clear STAF & STOF flag

    if (tempReg & STOF) {
        EX1 = 0;
        DisableTWI = 1;
        twsi.Stage = I2C_Disable;
    } else if (tempReg & STAF){

```

```

AUXR0 |= INT1H;
_nop_ ();
IE1 = 0;
SDA = 1;
EX1 = 1;
DisableTWSI = 0;                                // avoid mistake

twsi.Slave_RW = 0;                               // clear for receive a byte or address

twsi.Stage = I2C_SlaveStandby;
firstByte = 1;
StartTWSI = 1;
}
}
// -----
// access SDA by EX1 interrupt
// -----
void TWSI_EX1_ISR(void) interrupt 2
{
    if (twsi.Slave_RW == 0) {
        if (StartTWSI) {
            StartTWSI = 0;
        }
        tempByte = tempByte << 1;                // bit 7
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);        // bit 6

        if (StartTWSI) return;
        tempByte = tempByte << 1;
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;
        tempByte = tempByte << 1;                // bit 5
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;
        tempByte = tempByte << 1;                // bit 4
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;
        tempByte = tempByte << 1;                // bit 3
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;
        tempByte = tempByte << 1;                // bit 2
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;
        tempByte = tempByte << 1;                // bit 1
        tempByte |= SDA;
        IE1 = 0;
        while ((IE1 | DisableTWSI) == 0);

        if (StartTWSI) return;

```

```
tempByte = tempByte << 1;           // bit 0
tempByte |= SDA;

AUXR0 &= ~INT1H;                    // for SCL edge detection
_nop_();
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);   // 0th falling edge

if (StartTWSI) return;
if (DisableTWSI) return;

if (firstByte) {
    if ((tempByte >> 1) == SLAVE_DEV_ADDR) {
        SDA = 0;
    } else {
        EX1 = 0;
        twsi.Stage = I2C_Disable;
    }
} else {
    SDA = 0;
}

IE1 = 0;
while ((IE1 | DisableTWSI) == 0);
SDA = 1;

AUXR0 |= INT1H;                     // for SCL raising edge detection
_nop_();
IE1 = 0;

if (firstByte) {
    firstByte = 0;

    twsi.Slave_RW = (tempByte & 0x01);
    if (tempByte & 0x01) {
        twsi.Slave_RW = 1;
        twsi.Stage = I2C_SLA_with_R;

        // for SCL falling edge detection
        AUXR0 &= ~INT1H;
        _nop_();
        IE1 = 0;

    } else {
        twsi.Slave_RW = 0;
        twsi.Stage = I2C_SLA_with_W;
    }
} else {
    twsi.Stage = I2C_SL_W_ACK;
}

twsi.IICByte = tempByte;
if (DisableTWSI) return;
twsi.completeAByte = 1;              // set '1' when it transfer a byte
P35 = 1;

} else {
    if (StartTWSI) {
        StartTWSI = 0;
    }
    twsi.IICByte = twsi.IICByte << 1;
    SDA = twsi.IICByte & 0x80;        // bit 6
    IE1 = 0;
    while ((IE1 | DisableTWSI) == 0);

    if (StartTWSI) return;
    twsi.IICByte = twsi.IICByte << 1;
    SDA = twsi.IICByte & 0x80;        // bit 5
```

```

IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

if (StartTWSI) return;
twsi.IICByte = twsi.IICByte << 1;
SDA = twsi.IICByte & 0x80;           // bit 4
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

if (StartTWSI) return;
twsi.IICByte = twsi.IICByte << 1;
SDA = twsi.IICByte & 0x80;           // bit 3
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

if (StartTWSI) return;
twsi.IICByte = twsi.IICByte << 1;
SDA = twsi.IICByte & 0x80;           // bit 2
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

if (StartTWSI) return;
twsi.IICByte = twsi.IICByte << 1;
SDA = twsi.IICByte & 0x80;           // bit 1
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

if (StartTWSI) return;
twsi.IICByte = twsi.IICByte << 1;
SDA = twsi.IICByte & 0x80;           // bit 0
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);

SDA = 1;                             // ACK
IE1 = 0;
while ((IE1 | DisableTWSI) == 0);
IE1 = 0;

if (DisableTWSI) return;
if (SDA) {
    twsi.Stage = I2C_SL_R_NAK;
} else {
    twsi.Stage = I2C_SL_R_ACK;
}


twsi.completeAByte = 1;
}
}

```

## 23. Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range about 1, 2 or 4 kHz which is divided from ILRCO. Figure 23–1 shows the beeper generator circuit. But ILRCO is not the precision clock source. Please refer Section “31.5 ILRCO Characteristics” for more detailed ILRCO frequency deviation range.

Figure 23–1. Beeper Generator



### 23.1. Beeper Register

#### AUXR3: Auxiliary Register 3

SFR Page = 0~F

SFR Address = 0xA4

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	<b>BPOC1</b>	<b>BPOC0</b>	GF	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode
00	P4.4	By P4M0.4
01	ILRCO/64	By P4M0.4
10	ILRCO/32	By P4M0.4
11	ILRCO/16	By P4M0.4

For beeper on P4.4 function, it is recommended to set P4M0.4 to “1” which selects P4.4 as push-push output mode.

### 23.2. Beeper Sample Code

(1). Required Function: Set Beeper output 1KHz

Assembly Code Example:

```

ORL   P4M0,#10H           ; Set P4.4 to push-pull output mode
ANL   AUXR1,#~(BPOC1|BPOC0) ; Set P4.4 as GPIO function
ORL   AUXR1,#BPOC0       ; BEEP = ILRCO/64 ~= 1KHz
    
```

C Code Example:

```

P1M0 = P4M0 | 0x10;           // Set P4.4 to push-pull output mode
AUXR1 &= ~(BPOC1 | BPOC0);    // Set P4.4 as GPIO function
AUXR1 |= BPOC0;               // BEEP = ILRCO/64 ~= 1KHz
    
```

## 24. Keypad Interrupt (KBI)

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 2 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition.

There are three SFRs used for this function. The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 2 are enabled to trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of keypad input. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set by hardware when the condition is matched. An interrupt will be generated if it has been enabled by setting the EKBI bit in EIE1 register and EA=1. The PATN\_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define “equal” or “not-equal” for the comparison. The keypad input can be selected from the port pins on Port 1 and Port 3 by P1KBIH and P3KBIL, AUXR1.7~6. The default keypad input is indexed on Port 2.

In order to use the Keypad Interrupt as the “Keyboard” Interrupt, the user needs to set KBPATN=0xFF and PATN\_SEL=0 (not equal), then any key connected to keypad input which is enabled by KBMASK register will cause the hardware to set the interrupt flag KBIF and generate an interrupt if it has been enabled. The interrupt may wake up the CPU from Idle mode or Power-Down mode. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption but also need to be convenient to use.

### 24.1. Keypad Register

The following special function registers are related to the KBI operation:

#### **KBPATN: Keypad Pattern Register**

SFR Page = 0~F

SFR Address = 0xD5

RESET= 1111-1111

7	6	5	4	3	2	1	0
KBPATN.7	KBPATN.6	KBPATN.5	KBPATN.4	KBPATN.3	KBPATN.2	KBPATN.1	KBPATN.0
R/W							

Bit 7~0: KBPATN.7~0: The keypad pattern, reset value is 0xFF.

#### **KBCON: Keypad Control Register**

SFR Page = 0~F

SFR Address = 0xD6

RESET= XXXX-XX01

7	6	5	4	3	2	1	0
0	0	0	0	0	0	PATN_SEL	KBIF
W	W	W	W	W	W	R/W	R/W

Bit 7~2: Reserved. Software must write “0” on these bits when KBCON is written.

Bit 1: PATN\_SEL, Pattern Matching Polarity selection.

0: The keypad input has to be not equal to the user-defined keypad pattern in KBPATN to generate the interrupt.

1: The keypad input has to be equal to the user-defined keypad pattern in KBPATN to generate the interrupt.

Bit 0: KBIF, Keypad Interrupt Flag. The default value of KBIF is set to “1”.

0: Must be cleared by software by writing “0”.

1: Set when keypad input matches the user defined conditions specified in KBPATN, KBMASK, and PATN\_SEL.

## MG82FG5B32/16/08

### **KBMASK: Keypad Interrupt Mask Register**

SFR Page = 0~F

SFR Address = 0xD7

RESET= 0000-0000

7	6	5	4	3	2	1	0
KBMASK.7	KBMASK.6	KBMASK.5	KBMASK.4	KBMASK.3	KBMASK.2	KBMASK.1	KBMASK.0
R/W							

KBMASK.7: When set, enables KBI7 as a cause of a Keypad Interrupt on P2.6 or P1.3 which is selected by P1KBIH (AUXR1.7) setting.

KBMASK.6: When set, enables KBI6 as a cause of a Keypad Interrupt on P2.4 or P1.2 which is selected by P1KBIH (AUXR1.7) setting.

KBMASK.5: When set, enables KBI5 as a cause of a Keypad Interrupt on P2.3 or P1.1 which is selected by P1KBIH (AUXR1.7) setting.

KBMASK.4: When set, enables KBI4 as a cause of a Keypad Interrupt on P2.2 or P1.0 which is selected by P1KBIH (AUXR1.7) setting.

KBMASK.3: When set, enables KBI3 as a cause of a Keypad Interrupt on P2.7 or P3.5 which is selected by P3KBIL (AUXR1.6) setting.

KBMASK.2: When set, enables KBI2 as a cause of a Keypad Interrupt on P2.5 or P3.4 which is selected by P3KBIL (AUXR1.6) setting.

KBMASK.1: When set, enables KBI1 as a cause of a Keypad Interrupt on P2.1 or P3.1 which is selected by P3KBIL (AUXR1.6) setting.

KBMASK.0: When set, enables KBI0 as a cause of a Keypad Interrupt on P2.0 or P3.0 which is selected by P3KBIL (AUXR1.6) setting.

### **AUXR1: Auxiliary Control Register 1**

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4
0	P2.6, P2.4, P2.3, P2.2
1	P1.3, P1.2, P1.1, P1.0

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.

P3KBIL	KBI.3~0
0	P2.7, P2.5, P2.1, P2.0
1	P3.5, P3.4, P3.1, P3.0

## 24.2. Keypad Interrupt Sample Code

(1). Required Function: Implement a KBI function on P2

Assembly Code Example:

```

ORG    0003Bh
KBI_INT:
    MOV    KBCON, #00h           ;Clear KP Interrupt Flag
    MOV    KBMASK, #00h        ;Will Disable KP Interrupt

    RETI

main:
    MOV    PUCON0, #3Fh         ;enable P0, P1 P2 internal pull high
    ORL    EIE1, #20h
    SETB   EA

    delay_ms    5

    MOV    KBPATN, #0FFh
    MOV    KBCON, #00h
    MOV    KBMASK, #0FFh       ;Will Enable KP Interrupt

    CLR    P1.0
    ORL    PCON0, #02h         ;into power down

    CLR    P1.1                ;pull low any P0.x will wake up MCU.

Loop:
    JMP    Loop
    
```

C Code Example:

```

void KBI_ISR(void) interrupt 7
{
    KBCON=0;
    KBMASK=0;
}

void main(void)
{
    PUCON0 = 0x3F;           // Enable P0 ~P2 on-chip pull-up resistor
    EIE1 |= EKB;           // Enable KBI interrupt
    EA = 1;                 // Enable global interrupt

    Delay_5mS();

    KBPATN=0xFF;
    KBCON=0;
    KBMASK=0xFF;
    P10=0;


    PCON0 |= PD;           // Set MCU into power-down mode
    P11=0;
    While(1);
}
    
```

## 25. 10-Bit ADC

The ADC subsystem for the **MG82FG5BXX** consists of an analog multiplexer (AMUX), and a **200** kbps, **10-bit** successive-approximation-register ADC. The AMUX can be configured via the Special Function Registers shown in [Figure 25–1](#). ADC operates in Single-ended mode, and may be configured to measure any of the pins on Port 1 or internal reference. The ADC subsystem is enabled only when the ADCEN bit in the ADC Control register (ADCON0) is set to logic 1. The ADC subsystem is in low power shutdown when this bit is logic 0.

### 25.1. ADC Structure

Figure 25–1. ADC Block Diagram



## 25.2. ADC Operation

ADC has a maximum conversion speed of 200 ksps. The ADC conversion clock is a divided version of the system clock or the timer overflow rate of S1BRG and Timer 0, determined by the ADCKS2~0 bits in the ADCFG0 register. The ADC conversion clock should be no more than 6 MHz.

After the conversion is complete (ADCI is high), the conversion result can be found in the ADC Result Registers (ADCDH, ADCDL). For single ended conversion, the result is

$$\text{ADC Result} = \frac{V_{\text{IN}} \cdot x 1024}{\text{VDD Voltage}}$$

### 25.2.1. ADC Input Channels

The analog multiplexer (AMUX) selects the inputs to the ADC, allowing any of the pins on Port 1 to be measured in single-ended mode. The ADC input channels are configured and selected by CHS3~0 in the ADCON0 register as described in [Figure 25-1](#). The selected pin is measured with respect to GND.

### 25.2.2. Starting a Conversion

Prior to using the ADC function, the user should:

- 1) Turn on the ADC hardware by setting the ADCEN bit,
- 2) Select ADCMS to configure ADC for single-ended mode or fully-differential mode
- 3) Configure the ADC input clock by bits ADCKS2, ADCKS1 and ADCKS0,
- 4) Select the analog input channel by bits CHS3, CHS2, CHS1 and CHS0,
- 5) Configure the ADC voltage reference source**
- 6) Configure the selected input (shared with P1) to the Analog-Input-Only mode by P1, P1M0 and P1AIO registers, and
- 7) Configure ADC result arrangement using ADRJ bit.

Now, user can set the ADCS bit to start the A-to-D conversion. The conversion time is controlled by bits ADCKS2, ADCKS1 and ADCKS0. Once the conversion is completed, the hardware will automatically clear the ADCS bit, set the interrupt flag ADCI and load the **10** bits of conversion result into ADCDH and ADCDL (according to ADRJ bit) simultaneously. If user sets the ADCS and selects the ADC trigger mode to S1BRG/Timer0 over flow or free-run, then the ADC will keep conversion continuously unless ADCEN is cleared or configure ADC to manual mode.

As described above, the interrupt flag ADCI, when set by hardware, shows a completed conversion. Thus two ways may be used to check if the conversion is completed: (1) Always polling the interrupt flag ADCI by software; (2) Enable the ADC interrupt by setting bits EADC (in EIE1 register) and EA (in IE register), and then the CPU will jump into its Interrupt Service Routine when the conversion is completed. Regardless of (1) or (2), the ADCI flag should be cleared by software before next conversion.

### 25.2.3. ADC Conversion Time

The user can select the appropriate conversion speed according to the frequency of the analog input signal. The maximum input clock of the ADC is 6MHz and it operates a fixed conversion time with 30 ADC clocks. User can configure the ADCKS2~0 in ADCFG0 to specify the conversion rate. For example, if SYSCLK=12MHz and the ADCKS = SYSCLK/2 is selected, then the frequency of the analog input should be no more than 200KHz to maintain the conversion accuracy. (Conversion rate = 12MHz/2/30 = 200KHz.)

## 25.2.4. I/O Pins Used with ADC Function

The analog input pins used for the A/D converters also have its I/O port 's digital input and output function. In order to give the proper analog performance, a pin that is being used with the ADC should disable its digital output. It is done by putting the port pin into the input-only mode. And when an analog signal is applied to the ADCI7~0 pin and the digital input from this pin is not needed, software could set the corresponding pin to analog-input-only in P1AIO to reduce power consumption in the digital input buffer. The port pin configuration for analog input function is described in the Section "14.2.1 Port 1 Register".

## 25.2.5. Idle and Power-Down Mode

If the ADC is turned on in Idle mode and Power-Down mode, it will consume a little power. So, power consumption can be reduced by turning off the ADC hardware (ADCEN=0) before entering Idle mode and Power-Down mode.

In Power-Down mode, the ADC does not function. If software triggers the ADC operation in Idle mode, the ADC will finish the conversion and set the ADC interrupt flag, ADCI. When the ADC interrupt enable (EADC, EIE1.1) is set, the ADC interrupt will wake up CPU from Idle mode.

## 25.3. ADC Register

### ADCON0: ADC Control Register 0

SFR Page = 0~F

SFR Address = 0xC4

RESET = 0x000000

7	6	5	4	3	2	1	0
ADCEN	0	CHS3	ADCI	ADCS	CHS2	CHS1	CHS0
R/W	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: ADCEN, ADC Enable.

0: Clear to turn off the ADC block.

1: Set to turn on the ADC block. At least 5us ADC enabled time is required before set ADCS.

Bit 6: Reserved. Software must write "0" on this bit when ADCON0 is written.

Bit 5: CHS3. Combined CH2~0 to select ADC input channel.

Bit 4: ADCI, ADC Interrupt Flag.

0: The flag must be cleared by software.

1: This flag is set when an A/D conversion is completed. An interrupt is invoked if it is enabled.

Bit 3: ADCS. ADC Start of conversion.

0: ADCS cannot be cleared by software.

1: Setting this bit by software starts an A/D conversion. On completion of the conversion, the ADC hardware will clear ADCS and set the ADCI. A new conversion may not be started while either ADCS or ADCI is high.

Bit 2~0: CHS2 ~ CHS1, Input Channel Selection for ADC analog multiplexer.

In Single-ended mode:

CHS3~0	Selected Channel
0 0 0 0	AIN0 (P1.0)
0 0 0 1	AIN1 (P1.1)
0 0 1 0	AIN2 (P1.2)
0 0 1 1	AIN3 (P1.3)
0 1 0 0	AIN4 (P1.4)
0 1 0 1	AIN5 (P1.5)
0 1 1 0	AIN6 (P1.6)
0 1 1 1	AIN7 (P1.7)
1 0 0 0	Reserved
1 0 0 1	Reserved
1 0 1 0	Reserved
1 0 1 1	Reserved
1 1 0 0	Reserved
1 1 0 1	Reserved
1 1 1 0	GND
1 1 1 1	Int. VREF (2.4V)

**ADCFG0: ADC Configuration Register 0**

SFR Page = 0~F

SFR Address = 0xC3

RESET = 0000-0000

7	6	5	4	3	2	1	0
ADCKS2	ADCKS1	ADCKS0	ADRJ	ADPS	VRS0	ADTM1	ADTM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~5: ADC Conversion Clock Select bits.

ADCKS[1:0]	ADC Clock Selection
0 0 0	SYSCLK/2
0 0 1	SYSCLK/4
0 1 0	SYSCLK/8
0 1 1	SYSCLK/16
1 0 0	SYSCLK/32
1 0 1	SYSCLK/64
1 1 0	S1TOF/2
1 1 1	T0OF/2

Note:

1. SYSCLK is the system clock.
2. S1TOF is UART1 Baud-Rate Generator Overflow.
3. T0OF is Timer 0 Overflow.

Bit 4: ADRJ, ADC result Right-Justified selection.

0: The most significant 8 bits of conversion result are saved in ADCDH[7:0], while the least significant 2 bits in ADCDL[7:6].

1: The most significant 2 bits of conversion result are saved in ADCDH[1:0], while the least significant 8 bits in ADCDL[7:0].

# MG82FG5B32/16/08

## If ADRJ = 0

### ADCDH: ADC Data High Byte Register

SFR Page = 0~F

SFR Address = 0xC6 RESET = xxxx-xxxx

7	6	5	4	3	2	1	0
(B9)	(B8)	(B7)	(B6)	(B5)	(B4)	(B3)	(B2)
R	R	R	R	R	R	R	R

### ADC DL: ADC Data Low Byte Register

SFR Page = 0~F

SFR Address = 0xC5 RESET = xxxx-xxxx

7	6	5	4	3	2	1	0
(B1)	(B0)	--	--	--	--	--	--
R	R	R	R	R	R	R	R

## If ADRJ = 1

### ADCDH

7	6	5	4	3	2	1	0
--	--	--	--	--	--	(B9)	(B8)
R	R	R	R	R	R	R	R

### ADC DL

7	6	5	4	3	2	1	0
(B7)	(B6)	(B5)	(B4)	(B3)	(B2)	(B1)	(B0)
R	R	R	R	R	R	R	R

When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADCDH and ADCDL registers are set to '0'.

Input Voltage (Single-Ended)	ADCDH:ADC DL (ADRJ = 0)	ADCDH:ADC DL (ADRJ = 1)
VREF+ x 1023/1024	0xFFC0	0x03FF
VREF+ x 512/1024	0x8000	0x0200
VREF+ x 256/1024	0x4000	0x0100
VREF+ x 128/1024	0x2000	0x0080
0	0x0000	0x0000

Bit 3: ADPS. Reserved for test mode. Software must write 0.

Bit 2: VRS0. Combined VRS2 and VRS1 configure the source of ADC Voltage Reference (VREF+).

Bit 1~0: ADC Trigger Mode selection.

ADTM[1:0]	ADC Conversion Start Selection
0 0	Set ADCS
0 1	Timer 0 overflow
1 0	Free running mode
1 1	S1 BRG overflow

**ADCFG1: ADC Configuration Register 1**

SFR Page = 0~F

SFR Address = 0xBB


RESET = x000-0000

7	6	5	4	3	2	1	0
0	VRS2	VRS1	SIGN	AOS.3	AOS.2	AOS.1	AOS.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: Reserved. Software must write “0” on this bit when ADCFG1 is written.

Bit 6~5: VRS2~VRS1. ADC Voltage Reference Selection control (VRS2, VRS1 and VRS0).

VRS[2:0]	Function	S3, S2, S1	LDO_24_en
0 0 0	ADC VREF+ = VDDA	0 1 0	Dis
0 0 1	ADC VREF+ = AIN1 external VREF input	1 0 0	Dis
0 1 0	ADC VREF+ = VDDA, LDO24 on MUX AIN15	0 1 0	En
0 1 1	ADC VREF+ = LDO_24 with Ext. pad	1 0 1	En
1 0 0	ADC VREF+ = VDDA	0 1 0	Dis
1 0 1	ADC VREF+ = VDDA	0 1 0	Dis
1 1 0	ADC VREF+ = VDDA with Ext. pad	1 1 0	Dis
1 1 1	ADC VREF+ = LDO_24	0 0 1	En



Bit 4~0: SIGN and AOS.3~0. The register value adjusts the ADC result in {ADCDH, ADCDL} for offset cancellation.

{Sign, AOS.[3:0]}	Value in {ADCDH, ADCDL}
0_1111	ADC transfer value + 15
0_1110	ADC transfer value + 14
.....	.....
0_0010	ADC transfer value + 2
0_0001	ADC transfer value + 1
0_0000	ADC transfer value + 0
1_1111	ADC transfer value - 1
1_1110	ADC transfer value - 2
.....	.....
1_0001	ADC transfer value - 15
1_0000	ADC transfer value - 16

**P1AIO: Port 1 Analog Input Only**

SFR Page = 0~F

SFR Address = 0x92

RESET = 0000-0000

7	6	5	4	3	2	1	0
P17AIO	P16AIO	P15AIO	P14AIO	P13AIO	P12AIO	P11AIO	P10AIO
R/W							

0: Port pin has digital and analog input capability.

1: Port pin only has analog input only. The corresponding Port PIN Register bit will always read as zero when this bit is set.


## 26. ISP and IAP

The flash memory of **MG82FG5BXX** is partitioned into AP-memory, IAP-memory and ISP-memory. AP-memory is used to store user's application program; IAP-memory is used to store the non-volatile application data; and, ISP-memory is used to store the boot loader program for In-System Programming. When MCU is running in ISP region, MCU could modify the AP and IAP memory for software upgraded. If MCU is running in AP region, software could only modify the IAP memory for storage data updated.

### 26.1. MG82FG5B32/5B16/5B08 Flash Memory Configuration

There are total 32K/16K/8K bytes of Flash Memory in **MG82FG5B32/5B16/5B08** and **Figure 26–1** shows the device flash configuration of **MG82FG5B32/5B16/5B08**. The ISP-memory can be configured as disabled or up to 4K bytes space by hardware option. The flash size of IAP memory is located between the IAP low boundary and IAP high boundary. The IAP low boundary is defined by the value of IAPLB register. The IAP high boundary is associated with ISP start address which decides ISP memory size by hardware option. The IAPLB register value is configured by hardware option or AP software programming. All of the AP, IAP and ISP memory are shared the total 32K/16K/8K 64K bytes flash memory.

Figure 26–1. MG82FG5B32/5B16/5B08 Flash Memory Configuration



Note:

In default, the **MG82FG5B32/5B16/5B08** that Megawin shipped had configured the flash memory for **1.5K ISP**, **1K IAP** and Lock enabled. The **1.5K ISP** region is inserted Megawin proprietary COMBO ISP code to perform In-System-Programming through Megawin 1-Line ISP protocol and COM port ISP. The **1K IAP** size can be re-configured by software for application required.

## **26.2. MG82FG5BXX Flash Access in ISP/IAP**

There are 3 flash access modes are provided in **MG82FG5BXX** for ISP and IAP application: page erase mode, program mode and read mode. MCU software uses these three modes to update new data into flash storage and get flash content. This section shows the flow chart and demo code for the various flash modes.

Before perform ISP/IAP operation, the user should fill the bits XCKS5~XCKS0 in CKCON1 register with a proper value. (Refer to Section “[9.7 Clock Register](#)”)

### **To do Page Erase (512 Bytes per Page)**

- Step 1: Set MS[2:0]=[0,1,1] in ISPCR register to select Page Erase Mode.
- Step 2: Fill page address in IFADRH & IFADRL registers.
- Step 3: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

### **To do Byte Program**

- Step 1: Set MS[2:0]=[0,1,0] in ISPCR register to select Byte Program Mode.
- Step 2: Fill byte address in IFADRH & IFADRL registers.
- Step 3: Fill data to be programmed in IFD register.
- Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

### **To do Read**

- Step 1: Set MS[2:0]=[0,0,1] in ISPCR register to select Read Mode.
- Step 2: Fill byte address in IFADRH & IFADRL registers.
- Step 3: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.
- Step 4: Now, the Flash data is in IFD register.

The detailed descriptions of flash page erase, byte program and flash read in **MG82FG5BXX** is listed in the following sections:

## 26.2.1. ISP/IAP Flash Page Erase Mode

The any bit in flash data of **MG82FG5BXX** only can be programmed to “0”. If user would like to write a “1” into flash data, the flash erase is necessary. But the flash erase in **MG82FG5BXX** ISP/IAP operation only support “page erase” mode, a page erase will write all data bits to “1” in one page. There are 512 bytes in one page of **MG82FG5BXX** and the page start address is aligned to A8~A0 = 0x000. The targeted flash address is defined in IFADRH and IFADRL. So, in flash page erase mode, the IFADRH.0(A8) and IFADRL.7~0(A7~A0) must be written to “0” for right page address selection. **Figure 26–2** shows the flash page erase flow in ISP/IAP operation.

Figure 26–2. ISP/IAP Page Erase Flow




Figure 26–3 shows the demo code of the ISP/IAP page erase operation.

Figure 26–3. Demo Code for ISP/IAP Page Erase

```
MOV  CKCON1,#00001011b ; XCKS5~0 = decimal 11 when OSCin = 12MHz
MOV  ISPCR,#10000000b ; ISPCR.7 = 1, enable ISP
MOV  IFMT,#03h      ; select Page Erase Mode
MOV  IFADRH,??     ; fill [IFADRH,IFADRL] with page address
MOV  IFADRL,??     ;
MOV  SCMD,#46h     ; trigger ISP/IAP processing
MOV  SCMD,#0B9h   ;
;Now, MCU will halt here until processing completed
MOV  IFMT,#00h     ; select Standby Mode
MOV  ISPCR,#00000000b ; ISPCR.7 = 0, disable ISP
```

## 26.2.2. ISP/IAP Flash Program Mode

The “program” mode of **MG82FG5BXX** provides the byte write operation into flash memory for new data updated. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the content which will be programmed into the flash. **Figure 26–4** shows the flash byte program flow in ISP/IAP operation.

Figure 26–4. ISP/IAP byte Program Flow




Figure 26–5 shows the demo code of the ISP/IAP byte program operation.

Figure 26–5. Demo Code for ISP/IAP byte Program

```
MOV  CKCON1,#00001011b ; XCKS5~0 = decimal 11 when OSCin = 12MHz
MOV  ISPCR,#10000000b ; ISPCR.7=1, enable ISP
MOV  IFMT,#02h      ; select Program Mode
MOV  IFADRH,??     ; fill [IFADRH,IFADRL] with byte address
MOV  IFADRL,??     ;
MOV  IFD,??        ; fill IFD with the data to be programmed
MOV  SCMD,#46h     ;trigger ISP/IAP processing
MOV  SCMD,#0B9h   ;
;Now, MCU will halt here until processing completed
MOV  IFMT,#00h     ; select Standby Mode
MOV  ISPCR,#00000000b ; ISPCR.7 = 0, disable ISP
```

## 26.2.3. ISP/IAP Flash Read Mode

The “read” mode of **MG82FG5BXX** provides the byte read operation from flash memory to get the stored data. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the data which is read from the flash content. It is recommended to verify the flash data by read mode after data programmed or page erase. [Figure 26–6](#) shows the flash byte read flow in ISP/IAP operation.

Figure 26–6. ISP/IAP byte Read Flow




Figure 26–7 shows the demo code of the ISP/IAP byte read operation.

Figure 26–7. Demo Code for ISP/IAP byte Read

```

MOV  CKCON1,#00001011b ; XCK5~0 = decimal 11 when OSCin = 12MHz

MOV  ISPCR,#10000000b ; ISPCR.7=1, enable ISP

MOV  IFMT,#01h      ; select Read Mode

MOV  IFADRH,??      ; fill [IFADRH,IFADRL] with byte address
MOV  IFADRL,??      ;

MOV  SCMD,#46h      ; trigger ISP/IAP processing
MOV  SCMD,#0B9h     ;

;Now, MCU will halt here until processing completed

MOV  A,IFD          ; now, the read data exists in IFD

MOV  IFMT,#00h      ; select Standby Mode
MOV  ISPCR,#00000000b ; ISPCR.7 = 0, disable ISP

```

### 26.3. ISP Operation

ISP means In-System-Programming which makes it possible to update the user's application program (in AP-memory) and non-volatile application data (in IAP-memory) without removing the MCU chip from the actual end product. This useful capability makes a wide range of field-update applications possible. The ISP mode is used in the *loader program* to program both the AP-memory and IAP-memory.

Note:

- (1) Before using the ISP feature, the user should configure an ISP-memory space and pre-program the ISP code (boot loader program) into the ISP-memory by a universal Writer/Programmer or Megawin proprietary Writer/Programmer.
- (2) ISP code in the ISP-memory can only program the AP-memory and IAP-memory.

After ISP operation has been finished, software writes "001" on ISPCR.7 ~ ISPCR.5 which triggers a software RESET and makes CPU reboot into application program memory (AP-memory) on the address 0x0000.

As we have known, the purpose of the ISP code is to program both AP-memory and IAP-memory. Therefore, **the MCU must boot from the ISP-memory in order to execute the ISP code**. There are two methods to implement In-System Programming according to how the MCU boots from the ISP-memory.

#### 26.3.1. Hardware approached ISP

To make the MCU directly boot from the ISP-memory when it is just powered on, the MCU's hardware options *HWBS* and *ISP Memory* must be enabled. The ISP entrance method by hardware option is named hardware approached. Once *HWBS* and *ISP Memory* are enabled, the MCU will always boot from the ISP-memory to execute the ISP code (boot loader program) when it is just powered on. The first thing the ISP code should do is to check if there is an ISP request. If there is no ISP requested, the ISP code should trigger a software reset (setting ISPCR.7~5 to "101" simultaneously) to make the MCU re-boot from the AP-memory to run the user's application program.

If the additional hardware option, *HWBS2*, is enabled with *HWBS* and *ISP Memory*, the MCU will always boot from ISP memory after power-on or external reset finished. It provides another hardware approached to enter ISP mode by external reset signal. After first time power-on, **MG82FG5BXX** can perform ISP operation by external reset trigger and doesn't wait for next time power-on, which suits the non-power-off system to apply the hardware approached ISP function.

#### 26.3.2. Software approached ISP

The software approached ISP to make the MCU boot from the ISP-memory is to trigger a software reset while the MCU is running in the AP-memory. In this case, neither *HWBS* nor *HWBS2* is enabled. The only way for the MCU to boot from the ISP-memory is to trigger a software reset, setting ISPCR.7~5 to "111" simultaneously, when running in the AP-memory. Note: the ISP memory must be configured a valid space by hardware option to reserve ISP mode for software approached ISP application.

### 26.3.3. Notes for ISP

#### **Developing of the ISP Code**

Although the ISP code is programmed in the ISP-memory that has an *ISP Start Address* in the MCU's Flash (see [Figure 26–1](#) for **MG82FG5B32**), it doesn't mean you need to put this offset (= *ISP Start Address*) in your source code. The code offset is automatically manipulated by the hardware. User just needs to develop it like an application program in the AP-memory.

#### **Interrupts during ISP**

After triggering the ISP/IAP flash processing, the MCU will halt for a while for internal ISP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. The user, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced when the MCU halts for ISP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the ISP is completed, or they will be neglected.

#### **ISP and Idle mode**

**MG82FG5BXX** does not make use of idle-mode to perform ISP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/IAP activity.

#### **Accessing Destination of ISP**

As mentioned previously, the ISP is used to program both the AP-memory and the IAP-memory. Once the accessing destination address is beyond the last byte of the IAP-memory, the hardware will automatically neglect the triggering of ISP processing. That triggering of ISP is invalid and the hardware does nothing.

#### **Flash Endurance for ISP**

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the AP-memory and IAP-memory.

### 26.4. IAP Operation

The **MG82FG5BXX** has built a function as *In Application Programmable* (IAP), which allows some region in the Flash memory to be used as non-volatile data storage while the application program is running. This useful feature can be applied to the application where the data must be kept after power off. Thus, there is no need to use an external serial EEPROM (such as 93C46, 24C01... and so on) for saving the non-volatile data.

In fact, the operating of IAP is the same as that of ISP except the Flash range to be programmed is different. The programmable Flash range for ISP operating is located within the AP and IAP memory, while the range for IAP operating is **only** located within the configured IAP-memory.

Note:

- (1) For **MG82FG5BXX** IAP feature, the software should specify an IAP-memory space by writing IAPLB in Page-P SFR space. The IAP-memory space can be also configured by a universal Writer/Programmer or Megawin proprietary Writer/Programmer which configuration is corresponding to IAPLB initial value.
- (2) The program code to execute IAP is located in the AP-memory and **just only** program IAP-memory **not** ISP-memory.

#### 26.4.1. IAP-memory Boundary/Range

If ISP-memory is specified, the range of the IAP-memory is determined by IAP and the ISP starts address as listed below.

$$\begin{aligned} \text{IAP high boundary} &= \text{ISP start address} - 1. \\ \text{IAP low boundary} &= \text{ISP start address} - \text{IAP size}. \end{aligned}$$

If ISP-memory is not specified, the range of the IAP-memory is determined by the following formula.

$$\begin{aligned} \text{IAP high boundary} &= 0x7FFF. \\ \text{IAP low boundary} &= 0x7FFF - \text{IAP size} + 1. \end{aligned}$$

For example, if ISP-memory is **1K**, so that ISP start address is 0x7C00, and IAP-memory is **1K**, then the IAP-memory range is located at 0x7800 ~ 0x7BFF. The IAP low boundary in **MG82FG5B32** is defined by IAPLB register which can be modified by software to adjust the IAP size in user's AP program.

#### 26.4.2. Update data in IAP-memory

The special function registers are related to ISP/IAP would be shown in Section “[26.5 ISP/IAP Register](#)”.

Because of the IAP-memory is a part of Flash memory, only **Page Erase, no Byte Erase**, is provided for Flash erasing. To update “one byte” in the IAP-memory, users can not directly program the new datum into that byte. The following steps show the proper procedure:

- Step 1: Save the whole page Flash data (with 512 bytes) into XRAM buffer which contains the data to be updated.
- Step 2: Erase this page (**using ISP/IAP Flash Page Erase mode**).
- Step 3: Modify the new data on the byte(s) in the XRAM buffer.
- Step 4: Program the updated data out of the XRAM buffer into this page (**using ISP/IAP Flash Program mode**).

To read the data in the IAP-memory, users can use the **ISP/IAP Flash Read mode** to get the targeted data.

### **26.4.3. Notes for IAP**

#### **Interrupts during IAP**

After triggering the ISP/IAP flash processing for In-Application Programming, the MCU will halt for a while for internal IAP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. Users, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced during the MCU halts for IAP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the IAP is completed, or they will be neglected.

#### **IAP and Idle mode**

**MG82FG5BXX** does not make use of idle-mode to perform IAP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/IAP activity.

#### **Accessing Destination of IAP**

As mentioned previously, the IAP is used to program only the IAP-memory. Once the accessing destination is not within the IAP-memory, the hardware will automatically neglect the triggering of IAP processing. That triggering of IAP is invalid and the hardware does nothing.

#### **An Alternative Method to Read IAP Data**

To read the Flash data in the IAP-memory, in addition to using the Flash Read Mode, the alternative method is using the instruction "MOVC A,@A+DPTR". Where, DPTR and ACC are filled with the wanted address and the offset, respectively. And, the accessing destination must be within the IAP-memory, or the read data will be indeterminate. Note that using 'MOVC' instruction is much faster than using the Flash Read Mode.

#### **Flash Endurance for IAP**

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the IAP-memory.

# MG82FG5B32/16/08

## 26.5. ISP/IAP Register

The following special function registers are related to the access of ISP, IAP and Page-P SFR:

### IFD: ISP/IAP Flash Data Register

SFR Page = 0~F

SFR Address = 0xE2 RESET = 1111-1111

7	6	5	4	3	2	1	0
R/W							

IFD is the data port register for ISP/IAP/Page-P operation. The data in IFD will be written into the desired address in operating ISP/IAP/Page-P write and it is the data window of readout in operating ISP/IAP/Page-P read.

### IFADRH: ISP/IAP Address for High-byte addressing

SFR Page = 0~F

SFR Address = 0xE3 RESET = 0000-0000

7	6	5	4	3	2	1	0
R/W							

IFADRH is the high-byte address port for all ISP/IAP modes. It is not defined in Page-P mode.

### IFADRL: ISP/IAP Address for Low-byte addressing

SFR Page = 0~F

SFR Address = 0xE4 RESET = 0000-0000

7	6	5	4	3	2	1	0
R/W							

IFADRL is the low byte address port for all ISP/IAP/Page-P modes. In flash page erase operation, it is ignored.

### IFMT: ISP/IAP Flash Mode Table

SFR Page = 0~F

SFR Address = 0xE5 RESET = xxxx-x000

7	6	5	4	3	2	1	0
0	0	0	0	0	MS.2	MS.1	MS.0
W	W	W	W	W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0000-0" on these bits when IFMT is written.

Bit 3~0: ISP/IAP/Page-P operating mode selection

MS.2~0	Mode
0 0 0	Standby
0 0 1	Flash byte read of AP/IAP-memory
0 1 0	Flash byte program of AP/IAP-memory
0 1 1	Flash page erase of AP/IAP-memory
1 0 0	Page P SFR Write
1 0 1	Page P SFR Read
Others	Reserved

IFMT is used to select the flash mode for performing numerous ISP/IAP function or to select page P SFR access.

### SCMD: Sequential Command Data register

SFR Page = 0~F  
 SFR Address = 0xE6

RESET = xxxx-xxxx

7	6	5	4	3	2	1	0
SCMD							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCMD is the command port for triggering ISP/IAP/Page-P activity. If SCMD is filled with sequential 0x46h, 0xB9h and if ISPCR.7 = 1, ISP/IAP/Page-P activity will be triggered.

**ISPCR: ISP Control Register**

SFR Page = 0~F  
 SFR Address = 0xE7

RESET = 0000-xxxx

7	6	5	4	3	2	1	0
ISPEN	SWBS	SWRST	CFAIL	0	0	0	0
R/W	R/W	R/W	R/W	W	W	W	W

Bit 7: ISPEN, ISP/IAP/Page-P operation enable.  
 0: Global disable all ISP/IAP/Page-P program/erase/read function.  
 1: Enable ISP/IAP/Page-P program/erase/read function.

Bit 6: SWBS, software boot selection control.  
 0: Boot from main-memory after reset.  
 1: Boot from ISP memory after reset.

Bit 5: SWRST, software reset trigger control.  
 0: No operation  
 1: Generate software system reset. It will be cleared by hardware automatically.

Bit 4: CFAIL, Command Fail indication for ISP/IAP operation.  
 0: The last ISP/IAP command has finished successfully.  
 1: The last ISP/IAP command failed. It could be caused since the access of flash memory was inhibited.

Bit 3~0: Reserved. Software must write "0" on these bits when ISPCR is written.

# MG82FG5B32/16/08

## CKCON1: Clock Control Register 1

SFR Page = 0~F & P

SFR Address = 0xBF

RESET = 0x00-1011

7	6	5	4	3	2	1	0
XTOR	0	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0
R	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~0: This is set the OSCin frequency value to define the time base of ISP/IAP programming. Fill with a proper value according to OSCin, as listed below.

**[XCKS5~XCKS0] = OSCin – 1, where OSCin=1~ 25 (MHz).**

For examples,

(1) If OSCin=12MHz, then fill [XCKS5~XCKS0] with 11, i.e., 00-1011B.

(2) If OSCin=6MHz, then fill [XCKS5~XCKS0] with 5, i.e., 00-0101B.

OSCin	XCKS[4:0]
1MHz	00-0000
2MHz	00-0001
.....	.....
11MHz	00-1010
12MHz	00-1011
.....	.....
24MHz	01-0111
25MHz	01-1000

## IAPLB: IAP Low Boundary

SFR Page = P only

SFR Address = 0x03

RESET = 0111-0110(5B32)

RESET = 0011-0110(5B16)

RESET = 0001-0110(5B08)

7	6	5	4	3	2	1	0
IAPLB[7:1]							0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFMT for mode selection on IAPLB Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And then select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP start address as listed below.

*IAP lower boundary = IAPLB[7:0] x 256, and*

*IAP higher boundary = ISP start address – 1.*

For example, in **MG82FG5B32**, if IAPLB=0x60 and ISP start address is 0x7000, then the IAP-memory range is located at 0x6000 ~ 0x6FFF.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

## 26.6. Sample code for ISP

The following [Figure 26–8](#) shows a sample code for ISP operation.

Figure 26–8. Sample Code for ISP

```

;*****
; Demo Program for the ISP
;*****
IFD    DATA 0E2h
IFADRH DATA 0E3h
IFADRL DATA 0E4h
IFMT   DATA 0E5h
SCMD   DATA 0E6h
ISPCR  DATA 0E7h
;
;   MOV   ISPCR,#10000000b ;ISPCR.7=1, enable ISP
;
;=====
; 1. Page Erase Mode (512 bytes per page)
;=====
;   ORL   IFMT,#03h   ;MS[2:0]=[0,1,1], select Page Erase Mode
;   MOV   IFADRH,??   ;fill page address in IFADRH & IFADRL
;   MOV   IFADRL,??   ;
;   MOV   SCMD,#46h   ;trigger ISP processing
;   MOV   SCMD,#0B9h  ;
;   ;Now in processing...(CPU will halt here until complete)
;
;=====
; 2. Byte Program Mode
;=====
;   ORL   IFMT,#02h   ;MS[2:0]=[0,1,0], select Byte Program Mode
;   ANL   ISPCR,#0FAh ;
;   MOV   IFADRH,??   ;fill byte address in IFADRH & IFADRL
;   MOV   IFADRL,??   ;
;   MOV   IFD,??      ;fill the data to be programmed in IFD
;   MOV   SCMD,#46h   ;trigger ISP processing
;   MOV   SCMD,#0B9h  ;
;   ;Now in processing...(CPU will halt here until complete)
;
;=====
; 3. Verify using Read Mode
;=====
;   ANL   IFMT,#0F9h  ;MS1[2:0]=[0,0,1], select Byte Read Mode
;   ORL   IFMT,#01h   ;
;   MOV   IFADRH,??   ;fill byte address in IFADRH & IFADRL
;   MOV   IFADRL,??   ;
;   MOV   SCMD,#46h   ;trigger ISP processing
;   MOV   SCMD,#0B9h  ;
;   ;Now in processing...(CPU will halt here until complete)
;   MOV   A,IFD       ;data will be in IFD
;   CJNE  A,wanted,ISP_error ;compare with the wanted value
;   ...
ISP_error:
;   ...
;

```

## 27. Page P SFR Access

**MG82FG5BXX** builds a special SFR page (Page P) to store the control registers for MCU operation. These SFRs can be accessed by the ISP/IAP operation with different IFMT. In page P access, IFADRH must set to “00” and IFADRL indexes the SFR address in page P. If IFMT= 04H for Page P writing, the content in IFD will be loaded to the SFR in IFADRL indexed after the SCMD triggered. If IFMT = 05H for Page P reading, the content in IFD is stored the SFR value in IFADRL indexed after the SCMD triggered.

Following descriptions are the SFR function definition in Page P:

### IAPLB: IAP Low Boundary

SFR Page = P

SFR Address = 0x03

RESET = 0111-0110(5B32)

RESET = 0011-0110(5B16)

RESET = 0001-0110(5B08)

7	6	5	4	3	2	1	0
IAPLB[7:1]							0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFADRL for SFR address in Page-P, the IFMT for mode selection on Page-P Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And index IFADRL, select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP Start address as listed below.

*IAP lower boundary = IAPLB[7:0] x 256, and*

*IAP higher boundary = ISP start address – 1.*

For example, in **MG82FG5B32**, if IAPLB=0x60 and ISP start address is 0x7000, then the IAP-memory range is located at 0x6000 ~ 0x6FFF.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

### CKCON2: Clock Control Register 2

SFR Page = P

SFR Address = 0x40

RESET = 0101-0000

7	6	5	4	3	2	1	0
XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: XTGS1~XTGS0, XTAL oscillator Gain control Register. Software must writ “01” on the two bits.

XTGS1, XTGS0	Gain Define
0, 0	Gain for 32.768K
0, 1	Gain for 2MHz ~ 25MHz
Others	Reserved

Bit 5: XTALE, external Crystal(XTAL) Enable.

0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1.

1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software pools the **XTOR** (CKCON1.7) **true** to indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

0: Disable internal high frequency RC oscillator.

1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

Bit 3~2: MCKS[1:0], MCK Source Selection.

MCKS[1:0]	MCK Source Selection	OSCin =12MHz CKMIS = [01]	OSCin =11.059MHz CKMIS = [01]
0 0	OSCin	12MHz	11.059MHz
0 1	CKMI x 4 (ENCKM =1)	24MHz	22.118MHz
1 0	CKMI x 5.33 (ENCKM =1)	32MHz	29.491MHz
1 1	CKMI x 8 (ENCKM =1)	48MHz	44.236MHz

Bit 1~0: OSC[1:0], OSCin source selection.

CKMIS[1:0]	OSCin source Selection
0 0	IHRCO
0 1	XTAL
1 0	ILRCO
1 1	ECKI, External Clock Input (P6.0) as OSCin.

**CKCON3: Clock Control Register 3**

SFR Page = P only

SFR Address = 0x41

RESET = 0000-0010

7	6	5	4	3	2	1	0
0	0	0	0	MCKD1	MCKD0	1	0
W	W	W	W	R/W	R/W	W	W

Bit 7~4: Reserved. Software must write “0” on these bit when CKCON3 is written.

Bit 3~2: MCKD1 ~ MCKD 0, MCK Multiplier Input Selection.

MCKD[1:0]	System Clock
0 0	MCK/1
0 1	MCK/2
1 0	MCK/4
1 1	MCK/8

Bit 1: Reserved. Software must write “1” on these bit when CKCON3 is written.

Bit 0: Reserved. Software must write “0” on these bit when CKCON3 is written.

**PCON2: Power Control Register 2**

SFR Page = P Only

SFR Address = 0x44

POR = 0011-0101

7	6	5	4	3	2	1	0
AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1
R/W	W	R/W	R/W	R/W	R/W	R/W	W

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write “0” on this bit when DCON0 is written.

Bit 5~4: BO1S[1:0]. Brown-Out detector 1 monitored level Selection. The initial values of these two bits are loaded from OR1.BO1S10 and OR1.BO1S00.

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

## MG82FG5B32/16/08

Bit 3: BO1RE, BOD1 Reset Enabled.

0: Disable BOD1 to trigger a system reset when BOF1 is set.

1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

0: Disable BOD1 to slow down the chip power consumption.

1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BO0RE, BOD0 Reset Enabled.

0: Disable BOD0 to trigger a system reset when BOF0 is set.

1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 2.2V).

Bit 0: Reserved. Software must write "1" on this bit when PCON2 is written.

### SPCON0: SFR Page Control 0

SFR Page = **P Only**

SFR Address = 0x48

POR = 0000-0000

7	6	5	4	3	2	1	0
RTCCTL	P6CTL	P4CTL	WRCTL	CKCTL1	CKCTL0	PWCTL1	PWCTL0
W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: RTCCTL. RTCCR SFR access Control.

If RTCCTL is set, it will disable the RTCCR SFR modified in general Page. RTCCR in general Page only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 6: P6CTL. P6 SFR access Control.

If P6CTL is set, it will disable the P6 SFR modified in Page 0~F. P6 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 5: P4CTL. P4 SFR access Control.

If P4CTL is set, it will disable the P4 SFR modified in Page 0~F. P4 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 4: WRCTL. WDTCSR SFR access Control.

If WRCTL is set, it will disable the WDTCSR SFR modified in Page 0~F. WDTCSR in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 3: CKCTL1. CKCON1 SFR access Control.

If CKCTL1 is set, it will disable the CKCON1 SFR modified in Page 0~F. CKCON1 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 2: CKCTL0. CKCON0 SFR access Control.

If CKCTL0 is set, it will disable the CKCON0 SFR modified in Page 0~F. CKCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 1: PWCTL1. PCON1 SFR access Control.

If PWCTL1 is set, it will disable the PCON1 SFR modified in Page 0~F. PCON1 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 0: PWCTL0. PCON0 SFR access Control.

If PWCTL0 is set, it will disable the PCON0 SFR modified in Page 0~F. PCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

**DCON0: Device Control 0**

SFR Page = Page P Only

SFR Address = 0x4C

RESET = 0000-0011

7	6	5	4	3	2	1	0
0	IAPO	0	0	0	IORCTL	RSTIO	OCDE
W	R/W	W	W	W	R/W	R/W	W

Bit 7: Reserved. Software must write "0" on this bit when DCON0 is written.

Bit 6: IAPO, IAP function only.

0: Maintain IAP region to service IAP function and code execution.

1: Disable the code execution in IAP region and the region only service IAP function.

Bit 4~3: Reserved. Software must write "0" on these bits when DCON0 is written.

Bit 2: IORCTL, GPIO Reset Control.

0: Port 6 keeps reset condition for all reset events.

1: If this bit is set, Port 6 is only reset by POR/Ext-Reset/BOR0/BOR1 (if BO0RE or BO1RE is enabled).

Bit 1: RSTIO, RST function on I/O,

0: Select I/O pad function for P4.7.

1: Select I/O pad function for external reset input, RST.

Bit 0: OCDE, OCD enable.

0: Disable OCD interface on P4.4 and P4.5

1: Enable OCD interface on P4.4 and P4.5.

## 27.1. Page P SFR Access Sample Code

### (1). Required Function: General function call of Page-P SFR Read

#### Assembly Code Example:

```
_page_p_sfr_read:
page_p_sfr_read:
  MOV  IFADRH,000h
  MOV  IFMT,#(MS2|MS0)      ; PageP_Read=0x05

  ANL  ISPCR,#CFAIL        ;
  ORL  ISPCR,#ISPEN        ; Enable Function

  MOV  SCMD,#046h          ;
  MOV  SCMD,#0B9h          ;

  MOV  IFMT,#000h          ; Flash_Standby=0x00
  ANL  ISPCR,#~ISPEN       ; Disable Function

  RET
```

#### C Code Example:

```
void page_p_sfr_read (void)
{
  IFADRH = 0x00;           //

  ISPCR = ISPEN;           // Enable Function
  IFMT = (MS0 | MS2);      // PageP_Read=0x05

  SCMD = 0x46;             //
  SCMD = 0xB9;             //

  IFMT = Flash_Standby;   // Flash_Standby=0x00
  ISPCR &= ~ISPEN;

}
```

### (2). Required Function: General function call of Page-P SFR Write

#### Assembly Code Example:

```
_page_p_sfr_write:
page_p_sfr_write:
  MOV  IFADRH,000h        ;

  MOV  ISPCR,#ISPEN        ; Enable Function
  MOV  IFMT,#MS2           ; PageP_Write=0x04

  MOV  SCMD,#046h         ;
  MOV  SCMD,#0B9h         ;

  MOV  IFMT,#000h         ; Flash_Standby=0x00
  ANL  ISPCR,#~ISPEN       ; Disable Function

  RET
```

#### C Code Example:

```
void page_p_sfr_write (void)
{
  IFADRH = 0x00;

  ISPCR = ISPEN;           // Enable Function
  IFMT = MS2;              // PageP_Write=0x04

  SCMD = 0x46;             //
  SCMD = 0xB9;             //

}
```

```

IFMT = Flash_Standby;           // Flash_Standby=0x00
ISPCR &= ~ISPEN;
}

```

*(3). Required Function: Enable PWCTL0 for PCON0.PD control in Page-P*

Assembly Code Example:

```

MOV  IFADRL,#SPCON0           ;
CALL  page_p_sfr_read         ;

ORL  IFD,#PWCTL0             ; Set PWCTL0
CALL  page_p_sfr_write        ;

MOV  IFD,PCON0               ; Read PCON0

ORL  IFD,#PD                  ; Write PCON0 and Power-Down
MOV  IFADRL,#PCON0_P         ;
CALL  page_p_sfr_write        ;

```

C Code Example:

```

IFADRL = SPCON0;             //
page_p_sfr_read();           //

IFD |= PWCTL0;               // Set PWCTL0
page_p_sfr_write();          //

IFD = PCON0;                 // Read PCON0

IFD |= PD;                   // Write PCON0
IFADRL = PCON0_P;            //
page_p_sfr_write();          //

```

*(4). Required Function: Enable CKCTL0 for SYSCLK divider (CKCON0) changed in Page-P*

Assembly Code Example:

```

MOV  IFADRL,#SPCON0           ;
CALL  page_p_sfr_read         ;

ORL  IFD,#CKCTL0             ; Set CKCTL0
CALL  page_p_sfr_write        ;

MOV  IFD,CKCON0              ; Read CKCON0

ORL  IFD,#(AFS | SCKS0)       ; Write CKCON0 and Set AFS
MOV  IFADRL,#CKCON0_P         ; SYSCLK / 2
CALL  page_p_sfr_write        ;

```

C Code Example:

```

IFADRL = SPCON0;             //
page_p_sfr_read ();          //

IFD |= CKCTL0;               // Set CKCTL
page_p_sfr_write();          //

IFD = CKCON0;                 // read CKCON0

IFD |= (AFS | SCKS0);        //
IFADRL = CKCON0_P;           //
page_p_sfr_write();          // Write CKCON0

```

## 28. Auxiliary SFRs

### Auxiliary Register 0

SFR Page = 0 ~ F

SFR Address = 0xA1

RESET = 0000-0000

7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator (IHRCO or ILRCO) output to provide the clock source for other devices.

P60OC[1:0]	P60 function	I/O mode
00	P60	By P6M0.0
01	MCK/1	By P6M0.0
10	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

Please refer Section “9 System Clock” to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set P6M0.0 to “1” which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit 3~2: P4.4 and P4.5 alternated function selection.

P4FS[1:0]	P4.4	P4.5
00	P4.4	P4.5
01	RXD0	TXD0
10	T0/T0CKO	T1/T1CKO
11	T2EX	T2/T2CKO

Bit 1: INT1H, INT1 High/Rising trigger enable.

0: Remain INT1 triggered on low level or falling edge on nINT1 port pin.

1: Set INT1 triggered on high level or rising edge on nINT1 port pin.

Bit 0: INT0H, INT0 High/Rising trigger enable.

0: Remain INT0 triggered on low level or falling edge on nINT0 port pin.

1: Set INT0 triggered on high level or rising edge on nINT0 port pin.

### AUXR1: Auxiliary Control Register 1

SFR Page = 0~F

SFR Address = 0xA2

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI0	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4
0	P2.6, P2.4, P2.3, P2.2
1	P1.3, P1.2, P1.1, P1.0

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.

P3KBIL	KBI.3~0
0	P2.7, P2.5, P2.1, P2.0
1	P3.5, P3.4, P3.1, P3.0

Bit 5: P4SPI, SPI interface on P4.1~P4.0 and P2.1~P2.0.

P4SPI	nSS	MOSI	MISO	SPICLK
0	P1.4	P1.5	P1.6	P1.7
1	P2.0	P2.1	P4.1	P4.0

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5.

P3S1MI	S1MI
0	P1.0
1	P3.5

Bit 2: P6TWI0, TWI0 function on P6. The function is valid when P60OC[1:0] is equal to "00".

P6TWI0	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

Bit 1: P3CEX, CEX5, CEX3 and CEX1 function on P3.5, P3.4 and P3.3.

P3CEX	CEX5	CEX3	CEX1
0	P2.7	P2.5	P2.3
1	P3.5	P3.4	P3.3

Bit 0: DPS, dual DPTR Selector.

- 0: Select DPTR0.
- 1: Select DPTR1.

**AUXR2: Auxiliary Register 2**

SFR Page = 0~F

SFR Address = 0xA3

RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

INT3IS1~0	nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	nINT2
00	P4.4
01	P2.0
10	P1.4
11	P6.1

## MG82FG5B32/16/08

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 2: T0X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 1: T1CKOE, Timer 1 Clock Output Enable.

0: Disable Timer 1 clock output.

1: Enable Timer 1 clock output on T1CKO.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.

0: Disable Timer 0 clock output.

1: Enable Timer 0 clock output on T0CKO.

### AUXR3: Auxiliary Register 3

SFR Page = 0~F

SFR Address = 0xA4

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	GF	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI.

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI.

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 3: Reserved. Software must write "0" on this bit when AUXR3 is written.

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode
00	P4.4	By P4M0.4
01	ILRCO/64	By P4M0.4
10	ILRCO/32	By P4M0.4
11	ILRCO/16	By P4M0.4

For beeper on P4.4 function, it is recommended to set P4M0.4 to "1" which selects P4.4 as push-push output mode.

Bit 2: P1S0MI, SOMI function on P1.6.

P1S0MI	SOMI
0	P3.2
1	P1.6

Bit 1: P3ECI, ECI function on P3.2.

P3ECI	ECI
0	P2.1
1	P3.2

Bit 0: P3TWI1, TWI1 function on P3.

P3TWI1	TWI1_SCL	TWI1_SDA
0	P1.0	P1.1
1	P3.0	P3.1

**SFRPI: SFR Page Index Register**

SFR Page = 0~F

SFR Address = 0xAC

RESET = xxxx-0000

7	6	5	4	3	2	1	0
0	0	0	0	PIDX3	PIDX2	PIDX1	PIDX0
W	W	W	W	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0" on these bits when SFRPI is written.

Bit 3~0: SFR Page Index. The available pages are from page "0" to "F".

PIDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
.....	.....
.....	.....
.....	.....
1111	Page F

## 29. Hardware Option

The MCU's Hardware Option defines the device behavior which cannot be programmed or controlled by software. The hardware options can only be programmed by a Universal Programmer, the "Megawin 8051 Writer U1" or the "Megawin 8051 ICE Adapter" (The ICE adapter also supports ICP programming function. Refer Section "30.5 In-Chip-Programming Function"). After whole-chip erased, all the hardware options are left in "disabled" state and there is no ISP-memory and IAP-memory configured. The **MG82FG5BXX** has the following Hardware Options:

### LOCK:

- : Enabled. Code dumped on a universal Writer or Programmer is locked to 0xFF for security.
- : Disabled. Not locked.

### ISP-memory Space:

The ISP-memory (boot loader) space is specified by its starting address. And, its higher boundary is limited by the Flash end address, i.e., 0x7FFF. The following table lists the ISP space option in this chip. In default setting, MG82FG5B32 ISP space is configured to 1.5K that had been embedded Megawin proprietary COMBO ISP code to perform device firmware upgrade through Megawin 1-Line ISP protocol and COM port ISP.

ISP-memory Size	ISP Start Address
4K bytes	0x7000
3.5K bytes	0x7200
3K bytes	0x7400
2.5K bytes	0x7600
2K bytes	0x7800
1.5K bytes	0x7A00
1K bytes	0x7C00
No ISP Space	--

### HWBS:

- : Enabled. When powered up, MCU will boot from ISP-memory if ISP-memory is configured.
- : Disabled. MCU always boots from AP-memory.

### HWBS2:

- : Enabled. Not only power-up but also any reset will cause MCU to boot from ISP-memory if ISP-memory is configured.
- : Disabled. Where MCU boots from is determined by HWBS.

### IAP-memory Space:

The IAP-memory space specifies the user defined IAP space. The IAP-memory Space can be configured by hardware option or MCU software by modifying IAPLB. In default, it is configured to **2.5K** bytes.

### BO1S10, BO1S00:

- , : Select BOD1 to detect 2.0V.
- , : Select BOD1 to detect 2.4V.
- , : Select BOD1 to detect 3.7V.
- , : Select BOD1 to detect 4.2V.

### BO0REO:

- : Enabled. BOD0 will trigger a RESET event to CPU on AP program start address. (2.2V)
- : Disabled. BOD0 cannot trigger a RESET to CPU.

### BO1REO:

- : Enabled. BOD1 will trigger a RESET event to CPU on AP program start address. (4.2V, 3.7V, 2.4V or 2.0V)
- : Disabled. BOD1 cannot trigger a RESET to CPU.

### WRENO:

- : Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- : Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

**NSWDT: Non-Stopped WDT**

- : Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- : Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

**HWENW: Hardware loaded for "ENW" of WDTCR.**

- : Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- : Disabled. WDT is not enabled automatically after power-on.

**HWWIDL, HWPS2, HWPS1, HWPS0:**

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

**WDSFWP:**


- : Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- : Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

**30. Application Notes**

**30.1. Power Supply Circuit**

To have the **MG82FG5BXX** work with power supply varying from 2.0V to 5.5V, adding some external decoupling and bypass capacitors is necessary, as shown in [Figure 30–1](#).

Figure 30–1. Power Supplied Circuit




**30.2. Reset Circuit**

Normally, the power-on reset can be successfully generated during power-up. However, to further ensure the MCU a reliable reset during power-up, the external reset is necessary. [Figure 30–2](#) shows the external reset circuit, which consists of a capacitor  $C_{EXT}$  connected to VDD (power supply) and a resistor  $R_{EXT}$  connected to VSS (ground).

In general,  $R_{EXT}$  is optional because the RST pin has an internal pull-down resistor ( $R_{RST}$ ). This internal diffused resistor to VSS permits a power-up reset using only an external capacitor  $C_{EXT}$  to VDD.

See Section “[31.2 DC Characteristics](#)” for  $R_{RST}$  value.

Figure 30–2. Reset Circuit



### 30.3. XTAL Oscillating Circuit

To achieve successful and exact oscillating (up to 24MHz), the capacitors C1 and C2 are necessary, as shown in [Figure 30–3](#). Normally, C1 and C2 have the same value. [Table 30–1](#) lists the C1 & C2 value for the different frequency crystal application.

Figure 30–3. XTAL Oscillating Circuit




Table 30–1. Reference Capacitance of C1 & C2 for crystal oscillating circuit

Crystal	C1, C2 Capacitance
16MHz ~ 25MHz	10pF
6MHz ~ 16MHz	15pF
2MHz ~ 6MHz	33pF
32768Hz	7pF

## 30.4. ICP and OCD Interface Circuit

**MG82FG5BXX** devices include an on-chip Megawin proprietary debug interface to allow In-Chip-Programming (ICP) and in-system On-Chip-Debugging (OCD) with the production part installed in the end application. The ICP and OCD share the same interface to use a clock signal (ICP\_SCL/OCD\_SCL) and a bi-directional data signal (ICP\_SDA/OCD\_SDA) to transfer information between the device and a host system.


The ICP interface allows the ICP\_SCL/ICP\_SDA pins to be shared with user functions so that In-Chip Flash Programming function could be performed. This is practicable because ICP communication is performed when the device is in the halt state, where the on-chip peripherals and user software are stalled. In this halted state, the ICP interface can safely 'borrow' the ICP\_SCL (P4.4) and ICP\_SDA (P4.5) pins. In most applications, external resistors are required to isolate ICP interface traffic from the user application. A typical isolation configuration is shown in Figure 30–4.

***It is strongly recommended to build the ICP interface circuit on target system. It will reserve the whole capability for software programming and device options configured.***

After power-on, the P4.4 and P4.5 of **MG82FG5BXX** are configured to OCD\_SCL/OCD\_SDA for in-system On-Chip-Debugging function. This is possible because OCD communication is typically performed when the CPU is in the halt state, where the user software is stalled. In this halted state, the OCD interface can safely 'use' the OCD\_SCL (P4.4) and OCD\_SDA (P4.5) pins. As mentioned ICP interface isolation in Figure 30–4, external resistors are required to isolate OCD interface traffic from the user application.

If user gives up the OCD function, software can configure the OCD\_SCL and OCD\_SDA to port pins: P4.4 and P4.5 by clearing OCDE on bit 0 of DCON0. When user would like to regain the OCD function, user can predict an event that triggers the software to switch the P4.4 and P4.5 back to OCD\_SCL and OCD\_SDA by setting OCED as "1". Or "Erase" the on-chip flash by ICP which cleans the user software to stop the port pins switching.

Figure 30–4. ICP and OCD Interface Circuit



### 30.5. In-Chip-Programming Function

The ICP, like the traditional parallel programming method, can be used to program anywhere in the MCU, including the Flash and MCU’s Hardware Option. And, owing to its dedicated serial programming interface (via the On-Chip Debug path), the ICP can update the MCU without removing the MCU chip from the actual end product, just like the ISP does.


The proprietary 6-pin “Megawin 8051 ICE Adapter” can support the In-Circuit Programming of **MG82FG5BXX**. “Megawin 8051 ICE Adapter” has the in-system storage to store the user program code and device options. So, the tools can perform a portable and stand-alone programming without a host on-line, such as connecting the tool to PC. Following lists the features of the ICP function:

**Features**

- No need to have a loader program pre-programmed in the target MCU.
- Dedicated serial interface; no port pin is occupied.
- The target MCU needn’t be in running state; it just needs to be powered.
- Capable of portable and stand-alone working without host’s intervention.

The above valuable features make the ICP function very friendly to the user. Particularly, it is capable of stand-alone working after the programming data is downloaded. This is especially useful in the field without a PC. The system diagrams of the ICP function for the stand-alone programming are shown in Figure 30–5. Only **five** pins are used for the ICP interface: the SDA line and SCL line function as serial data and serial clock, respectively, to transmit the programming data from the 6-pin “Megawin 8051 ICE Adapter” to the target MCU; the RST line to halt the MCU, and the VCC & GND are the power supply entry of the 6-pin “Megawin 8051 ICE Adapter” for portable programming application. The USB connector can be directly plugged into the PC’s USB port to download the programming data from PC to the 6-pin “Megawin 8051 ICE Adapter”.

Figure 30–5. Stand-alone programming via ICP



## 30.6. On-Chip-Debug Function

The **MG82FG5BXX** is equipped with a Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported, such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting.

Using the OCD technology, Megawin provides the "Megawin 8051 OCD ICE" for the user, as shown in [Figure 30–6](#). The user has no need to prepare any development board during developing, or the socket adapter used in the traditional ICE probe. All the thing the user needs to do is to reserve a 6-pin connector on the system for the dedicated OCD interface: P3.0, RST, VCC, OCD\_SDA, OCD\_SCL and GND as shown in [Figure 30–6](#).


In addition, the most powerful feature is that it can directly connect the user's target system to the Keil 8051 IDE software for debugging, which directly utilizes the Keil IDE's dScope-Debugger function. Of course, all the advantages are based on your using Keil 8051 IDE software.

*Note: "Keil" is the trade mark of "Keil Elektronik GmbH and Keil Software, Inc."*

### Features

- Megawin proprietary OCD (On-Chip-Debug) technology
- On-chip & in-system real-time debugging
- 5-pin dedicated serial interface for OCD, no target resource occupied
- Directly linked to the debugger function of the Keil 8051 IDE Software
- USB connection between target and host (PC)
- Helpful debug actions: Reset, Run, Stop, Step and Run to Cursor
- Programmable breakpoints, up to 4 breakpoints can be inserted simultaneously
- Several debug-helpful windows: Register/Disassembly/Watch/Memory Windows
- Source-level (Assembly or C-language) debugging capability

Figure 30–6. System Diagram for the ICE Function



*Note: For more detailed information about the OCD ICE, please feel free to contact Megawin.*

### 30.7. Unique ID Read

The **MG82FG5BXX** can embed a 16 Bytes unique ID code to have ability of identification or encryption for the applications.

Sample Code for unique ID read.

```

*****
;
; Demo Program for ASM
*****
;
    MOV    ISPCR, #80h
    MOV    IFMT, #09h
    MOV    IFADRH, #00h
    MOV    IFADRL, #0F0h

Read_1Byte_unique_ID:
    MOV    SCMD, #046h
    MOV    SCMD, #0B9h
    MOV    A, IFD
    ; A = unique ID 1 byte Data
    INC    IFADRL
    ;repeat Read_1Byte_unique_ID 16 times to get 16 Bytes Unique ID

=====
; Demo Program for C
=====
Unsigned char ID[16];

    ISPCR = 0x80;
    IFMT = 0x09;
    IFADRH = 0;
    IFADRL = 0xF0;

    For (i=0;i<16;i++)
    {
        SCMD = 0x46;
        SCMD = 0xB9;
        ID[i]=IFD;
        ++IFADRL;
    }

```

**31. Electrical Characteristics****31.1. Absolute Maximum Rating**

<b>Parameter</b>	<b>Rating</b>	<b>Unit</b>
Ambient temperature under bias	-40 ~ +85	°C
Storage temperature	-65 ~ + 150	°C
Voltage on any Port I/O Pin or RST with respect to VSS	-0.5 ~ VDD + 0.5	V
Voltage on VDD with respect to VSS	-0.5 ~ +6.0	V
Maximum total current through VDD and VSS	200	mA
Maximum output current sunk by any Port pin	40	mA

\*Note: stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

31.2. DC Characteristics

VDD = 5.0V±10%, VSS = 0V, T<sub>A</sub> = 25°C and execute NOP for each machine cycle, unless otherwise specified

Symbol	Parameter	Test Condition	Limits			Unit
			min	typ	max	
<b>Input/Output Characteristics</b>						
V <sub>IH1</sub>	Input High voltage (All I/O Ports)	Except P6.0, P6.1	0.6			VDD
V <sub>IH2</sub>	Input High voltage (RST, P6.0, P6.1)		0.75			VDD
V <sub>IL1</sub>	Input Low voltage (All I/O Ports)	Except P6.0, P6.1			0.15	VDD
V <sub>IL2</sub>	Input Low voltage (RST, P6.0, P6.1)				0.2	VDD
I <sub>IH</sub>	Input High Leakage current (All I/O Ports)	V <sub>PIN</sub> = VDD		0	10	uA
I <sub>IL1</sub>	Logic 0 input current (P3 in quasi-mode or other Input port with on-chip pull-up resistor)	V <sub>PIN</sub> = 0.4V		20	50	uA
I <sub>IL2</sub>	Logic 0 input current (All Input only or open-drain Ports)	V <sub>PIN</sub> = 0.4V		0	10	uA
I <sub>H2L</sub>	Logic 1 to 0 input transition current (P3 in quasi-mode or other Input port with on-chip pull-up resistor)	V <sub>PIN</sub> = 1.8V		330	500	uA
I <sub>OH1</sub>	Output High current (P3 in quasi-Mode or other open-drain output port with on-chip pull-up resistor)	V <sub>PIN</sub> = 2.4V	150	200		uA
I <sub>OH2</sub>	Output High current (All push-pull output ports)	V <sub>PIN</sub> = 2.4V	12			mA
I <sub>OL1</sub>	Output Low current (All I/O Ports)	V <sub>PIN</sub> = 0.4V	12			mA
R <sub>RST</sub>	Internal reset pull-down resistance			85		Kohm
<b>Power Consumption</b>						
I <sub>OP2</sub>	Normal mode operating current	SYSCCLK = 24MHz @ IHRCO with PLL		4.3		mA
I <sub>OP3</sub>		SYSCCLK = 12MHz @ IHRCO		2.5		mA
I <sub>OP4</sub>		SYSCCLK = 12MHz @ IHRCO with ADC		3.3		mA
I <sub>OP5</sub>		SYSCCLK = 24MHz @ XTAL		5		mA
I <sub>OP6</sub>		SYSCCLK = 12MHz @ XTAL		3.2		mA
I <sub>OP7</sub>		SYSCCLK = 6MHz @ XTAL		2.6		mA
I <sub>OP8</sub>		SYSCCLK = 2MHz @ XTAL		1.9		mA
I <sub>OPS1</sub>	Slow mode operating current	SYSCCLK = 12MHz/128 @ IHRCO		1.04		mA
I <sub>OPS2</sub>		SYSCCLK = 12MHz/128 @ XTAL		1.8		mA
I <sub>IDLE1</sub>	Idle mode operating current	SYSCCLK = 12MHz @ IHRCO		1.3		mA
I <sub>IDLE2</sub>		SYSCCLK = 12MHz @ XTAL		2		mA
I <sub>IDLE3</sub>		SYSCCLK = 12MHz/128 @ IHRCO		0.85		mA
I <sub>IDLE4</sub>		SYSCCLK = 12MHz/128 @ XTAL		1.6		mA

## MG82FG5B32/16/08

Symbol	Parameter	Test Condition	Limits			Unit
			min	typ	max	
I <sub>SUB1</sub>	Sub-clock mode operating current	SYSCCLK = 32KHz @ ILRCO, BOD1 disabled		170		uA
I <sub>SUB2</sub>		SYSCCLK = 32KHz/128 @ ILRCO, BOD1 disabled		100		uA
I <sub>WAT</sub>	Watch mode operating current	WDT = 32KHz @ ILRCO in PD mode		6		uA
I <sub>MON1</sub>	Monitor Mode operating current	BOD1 enabled in PD mode		120		uA
I <sub>RTC1</sub>	RTC Mode operating current	RTC operating in PD mode, VDD = 5.0V		10.5		uA
		RTC operating in PD mode, VDD = 3.0V		4.8		
I <sub>PD1</sub>	Power down mode current			4		uA
<b>BOD0/BOD1 Characteristics</b>						
V <sub>BOD0</sub>	BOD0 detection level	T <sub>A</sub> = -40°C to +85°C	1.6 <sup>(1)</sup>	1.7	1.85 <sup>(1)</sup>	V
V <sub>BOD10</sub>	BOD1 detection level for 2.0V	T <sub>A</sub> = -40°C to +85°C	1.85 <sup>(1)</sup>	2.0	2.15 <sup>(1)</sup>	V
V <sub>BOD11</sub>	BOD1 detection level for 2.4V	T <sub>A</sub> = -40°C to +85°C	2.25 <sup>(1)</sup>	2.4	2.55 <sup>(1)</sup>	V
V <sub>BOD12</sub>	BOD1 detection level for 3.7V	T <sub>A</sub> = -40°C to +85°C	3.55 <sup>(1)</sup>	3.7	3.85 <sup>(1)</sup>	V
V <sub>BOD13</sub>	BOD1 detection level for 4.2V	T <sub>A</sub> = -40°C to +85°C	4.05 <sup>(1)</sup>	4.2	4.35 <sup>(1)</sup>	V
I <sub>BOD1</sub>	BOD1 Power Consumption	T <sub>A</sub> = +25°C, VDD=5.0V		110		uA
		T <sub>A</sub> = +25°C, VDD=3.3V		95		
<b>Operating Condition</b>						
V <sub>PSR</sub>	Power-on Slop Rate	T <sub>A</sub> = -40°C to +85°C	0.05			V/ms
V <sub>POR1</sub>	Power-on Reset Valid Voltage	T <sub>A</sub> = -40°C to +85°C			0.1	V
V <sub>OP1</sub>	XTAL Operating Speed 0-24MHz	T <sub>A</sub> = -40°C to +85°C	2.7		5.5	V
V <sub>OP2</sub>	XTAL Operating Speed 0-12MHz	T <sub>A</sub> = -40°C to +85°C	2.0		5.5	V
V <sub>OP4</sub>	CPU Operating Speed 0-24MHz	T <sub>A</sub> = -40°C to +85°C	2.4		5.5	V
V <sub>OP5</sub>	CPU Operating Speed 0-12MHz	T <sub>A</sub> = -40°C to +85°C	2.0		5.5	V


<sup>(1)</sup>Data based on characterization results, not tested in production.

### 31.3. External Clock Characteristics

VDD = 2.0V ~ 5.5V, VSS = 0V, TA = -40°C to +85°C, unless otherwise specified

Symbol	Parameter	Oscillator				Unit
		Crystal Mode		ECKI Mode		
		Min.	Max	Min.	Max	
1/t <sub>CLCL</sub>	Oscillator Frequency (VDD = 2.7V ~ 5.5V)	0.032	25	0	25	MHz
1/t <sub>CLCL</sub>	Oscillator Frequency	0.032	12	0	12	MHz
t <sub>CLCL</sub>	Clock Period	41.6		27.7		ns
t <sub>CHCX</sub>	High Time	0.4T	0.6T	0.4T	0.6T	t <sub>CLCL</sub>
t <sub>CLCX</sub>	Low Time	0.4T	0.6T	0.4T	0.6T	t <sub>CLCL</sub>
t <sub>CLCH</sub>	Rise Time		5		5	ns
t <sub>CHCL</sub>	Fall Time		5		5	ns

Figure 31–1. External Clock Drive Waveform



### 31.4. IHRCO Characteristics

Parameter	Test Condition	Limits			Unit
		min	typ	max	
Supply Voltage		1.8		5.5	V
IHRCO Frequency	TA = +25°C, AFS = 0		12		MHz
	TA = +25°C, AFS = 1		11.059		MHz
IHRCO Frequency Deviation (factory calibrated)	TA = +25°C	-1.0		+1.0	%
	TA = -40°C to +85°C	-2.0 <sup>(1)</sup>		+2.0 <sup>(1)</sup>	%
IHRCO Start-up Time	TA = -40°C to +85°C			32 <sup>(1)</sup>	us
IHRCO Power Consumption	TA = +25°C, VDD=5.0V		600		uA

<sup>(1)</sup> Data based on characterization results, not tested in production.

### 31.5. ILRCO Characteristics

Parameter	Test Condition	Limits			Unit
		min	typ	max	
Supply Voltage		1.8		5.5	V
ILRCO Frequency	TA = +25°C		32		KHz
ILRCO Frequency Deviation	TA = +25°C	-20 <sup>(1)</sup>		+20 <sup>(1)</sup>	%
	TA = -40°C to +85°C	-40 <sup>(1)</sup>		+40 <sup>(1)</sup>	%

<sup>(1)</sup> Data based on characterization results, not tested in production.

## 31.6. CKM Characteristics

Parameter	Test Condition	Limits			Unit
		min	typ	max	
Supply Voltage	TA = -40°C to +85°C	2.2		5.5	V
Clock Input Range	TA = -40°C to +85°C	5 <sup>(1)</sup>	6	6.5 <sup>(1)</sup>	MHz
CKM Start-up Time	TA = -40°C to +85°C	30 <sup>(2)</sup>		100 <sup>(2)</sup>	us
CKM Power Consumption	TA = +25°C, VDD=5.0V		400		uA

<sup>(1)</sup> Data guaranteed by design, not tested in production.

<sup>(2)</sup> Data based on characterization results, not tested in production.

## 31.7. Flash Characteristics

Parameter	Test Condition	Limits			Unit
		min	typ	max	
Supply Voltage	TA = -40°C to +85°C	1.7		5.5	V
Flash Write (Erase/Program) Voltage	TA = -40°C to +85°C	1.7		5.5	V
Flash Erase/Program Cycle	TA = -40°C to +85°C	20,000			times
Flash Data Retention	TA = +25°C	100			year

## 31.8. ADC Characteristics

VDD=5.0V, VREF+=5.0, VREF+ <= VDD, TA= -40°C ~ +85°C unless otherwise specified


Parameter	Test Condition	Limits			Unit
		min	typ	max	
<b>Supply Range</b>					
Supply Voltage		2.4		5.5	V
<b>DC Accuracy</b>					
Resolution			10		bits
Integral Nonlinearity		1	2	3	LSB
Differential Nonlinearity		1	1.5	2	LSB
Offset Error		2	4	6	LSB
<b>Conversion Rate</b>					
SAR Conversion Clock				6	MHz
Conversion Time in SAR Clocks			30		clocks
Throughput Rate				200	ksps
<b>Analog Inputs</b>					
ADC Input Voltage Range		0		VREF+ /VDD	V
Input Capacitance			2		pF
<b>Internal LDO24</b>					
Standard Internal LDO Voltage	TA=25°C	2.37	2.4	2.43	V
Full temperature rang Internal LDO Voltage	TA=-40°C ~ +85°C	2.31	2.4	2.46	V
<b>Power Consumption</b>					
Power Supply Current	Operating Mode, 200 ksps	0.6	0.8	1	mA

### 31.9. Serial Port Timing Characteristics

VDD = 5.0V±10%, VSS = 0V, T<sub>A</sub> = -40 °C to +85 °C, unless otherwise specified

Symbol	Parameter	URM0X3 = 0		URM0X3 = 1		Unit
		Min.	Max	Min.	Max	
t <sub>XLXL</sub>	Serial Port Clock Cycle Time	12T		4T		T <sub>SYSCLK</sub>
t <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	10T-20		T-20		ns
t <sub>XHQX</sub>	Output Data Hold after Clock Rising Edge	T-10		T-10		ns
t <sub>XHDX</sub>	Input Data Hold after Clock Rising Edge	0		0		ns
t <sub>XHDV</sub>	Clock Rising Edge to Input Data Valid		10T-20		2T-20	ns

Figure 31–2. Shift Register Mode Timing Waveform



# MG82FG5B32/16/08

## 31.10. SPI Timing Characteristics

VDD = 5.0V±10%, VSS = 0V, T<sub>A</sub> = -40 °C to +85 °C, unless otherwise specified

Symbol	Parameter	Min	Max	Units
<b>Master Mode Timing</b>				
t <sub>MCKH</sub>	SPICLK High Time	2T		T <sub>SYSCLK</sub>
t <sub>MCKL</sub>	SPICLK Low Time	2T		T <sub>SYSCLK</sub>
t <sub>MIS</sub>	MISO Valid to SPICLK Shift Edge	2T+20		ns
t <sub>MIH</sub>	SPICLK Shift Edge to MISO Change	0		ns
t <sub>MOH</sub>	SPICLK Shift Edge to MOSI Change		10	ns
<b>Slave Mode Timing</b>				
t <sub>SE</sub>	nSS Falling to First SPICLK Edge	2T		T <sub>SYSCLK</sub>
t <sub>SD</sub>	Last SPICLK Edge to nSS Rising	2T		T <sub>SYSCLK</sub>
t <sub>SEZ</sub>	nSS Falling to MISO Valid		4T	T <sub>SYSCLK</sub>
t <sub>SDZ</sub>	nSS Rising to MISO High-Z		4T	T <sub>SYSCLK</sub>
t <sub>CKH</sub>	SPICLK High Time	4T		T <sub>SYSCLK</sub>
t <sub>CKL</sub>	SPICLK Low Time	4T		T <sub>SYSCLK</sub>
t <sub>SIS</sub>	MOSI Valid to SPICLK Sample Edge	2T		T <sub>SYSCLK</sub>
t <sub>SIH</sub>	SPICLK Sample Edge to MOSI Change	2T		T <sub>SYSCLK</sub>
t <sub>SOH</sub>	SPICLK Shift Edge to MISO Change		4T	T <sub>SYSCLK</sub>
t <sub>SLH</sub>	Last SPICLK Edge to MISO Change (CPHA = 1 ONLY)	1T	2T	T <sub>SYSCLK</sub>

Figure 31–3. SPI Master Transfer Waveform with CPHA=0




Figure 31–4. SPI Master Transfer Waveform with CPHA=1




Figure 31–5. SPI Slave Transfer Waveform with CPHA=0





Figure 31–6. SPI Slave Transfer Waveform with CPHA=1



**32. Instruction Set**

Table 32–1. Instruction Set

MNEMONIC	DESCRIPTION	BYTE	EXECUTION Cycles
<b>DATA TRASFER</b>			
MOV A,Rn	Move register to Acc	1	1
MOV A,direct	Move direct byte o Acc	2	2
MOV A,@Ri	Move indirect RAM to Acc	1	2
MOV A,#data	Move immediate data to Acc	2	2
MOV Rn,A	Move Acc to register	1	2
MOV Rn,direct	Move direct byte to register	2	4
MOV Rn,#data	Move immediate data to register	2	2
MOV direct,A	Move Acc to direct byte	2	3
MOV direct,Rn	Move register to direct byte	2	3
MOV direct,direct	Move direct byte to direct byte	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	2	4
MOV direct,#data	Move immediate data to direct byte	3	3
MOV @Ri,A	Move Acc to indirect RAM	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	2	3
MOV @Ri,#data	Move immediate data to indirect RAM	2	3
MOV DPTR,#data16	Load DPTR with a 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to Acc	1	4
MOVC A,@A+PC	Move code byte relative to PC to Acc	1	4
MOVX A,@Ri	Move on-chip auxiliary RAM(8-bit address) to Acc	1	3
MOVX A,@DPTR	Move on-chip auxiliary RAM(16-bit address) to Acc	1	3
MOVX @Ri,A	Move Acc to on-chip auxiliary RAM(8-bit address)	1	3
MOVX @DPTR,A	Move Acc to on-chip auxiliary RAM(16-bit address)	1	3
MOVX A,@Ri	Move external RAM(8-bit address) to Acc	1	Not Support
MOVX A,@DPTR	Move external RAM(16-bit address) to Acc	1	Not Support
MOVX @Ri,A	Move Acc to external RAM(8-bit address)	1	Not Support
MOVX @DPTR,A	Move Acc to external RAM(16-bit address)	1	Not Support
PUSH direct	Push direct byte onto Stack	2	4
POP direct	Pop direct byte from Stack	2	3
XCH A,Rn	Exchange register with Acc	1	3
XCH A,direct	Exchange direct byte with Acc	2	4
XCH A,@Ri	Exchange indirect RAM with Acc	1	4
XCHD A,@Ri	Exchange low-order digit indirect RAM with Acc	1	4
<b>ARITHMETIC OPERATIONS</b>			
ADD A,Rn	Add register to Acc	1	2
ADD A,direct	Add direct byte to Acc	2	3
ADD A,@Ri	Add indirect RAM to Acc	1	3
ADD A,#data	Add immediate data to Acc	2	2
ADDC A,Rn	Add register to Acc with Carry	1	2
ADDC A,direct	Add direct byte to Acc with Carry	2	3
ADDC A,@Ri	Add indirect RAM to Acc with Carry	1	3
ADDC A,#data	Add immediate data to Acc with Carry	2	2
SUBB A,Rn	Subtract register from Acc with borrow	1	2
SUBB A,direct	Subtract direct byte from Acc with borrow	2	3
SUBB A,@Ri	Subtract indirect RAM from Acc with borrow	1	3

MNEMONIC	DESCRIPTION	BYTE	EXECUTION Cycles
SUBB A,#data	Subtract immediate data from Acc with borrow	2	2
INC A	Increment Acc	1	2
INC Rn	Increment register	1	3
INC direct	Increment direct byte	2	4
INC @Ri	Increment indirect RAM	1	4
DEC A	Decrement Acc	1	2
DEC Rn	Decrement register	1	3
DEC direct	Decrement direct byte	2	4
DEC @Ri	Decrement indirect RAM	1	4
INC DPTR	Increment DPTR	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	5
DA A	Decimal Adjust Acc	1	4
<b>LOGIC OPERATION</b>			
ANL A,Rn	AND register to Acc	1	2
ANL A,direct	AND direct byte to Acc	2	3
ANL A,@Ri	AND indirect RAM to Acc	1	3
ANL A,#data	AND immediate data to Acc	2	2
ANL direct,A	AND Acc to direct byte	2	4
ANL direct,#data	AND immediate data to direct byte	3	4
ORL A,Rn	OR register to Acc	1	2
ORL A,direct	OR direct byte to Acc	2	3
ORL A,@Ri	OR indirect RAM to Acc	1	3
ORL A,#data	OR immediate data to Acc	2	2
ORL direct,A	OR Acc to direct byte	2	4
ORL direct,#data	OR immediate data to direct byte	3	4
XRL A,Rn	Exclusive-OR register to Acc	1	2
XRL A,direct	Exclusive-OR direct byte to Acc	2	3
XRL A,@Ri	Exclusive-OR indirect RAM to Acc	1	3
XRL A,#data	Exclusive-OR immediate data to Acc	2	2
XRL direct,A	Exclusive-OR Acc to direct byte	2	4
XRL direct,#data	Exclusive-OR immediate data to direct byte	3	4
CLR A	Clear Acc	1	1
CPL A	Complement Acc	1	2
RL A	Rotate Acc Left	1	1
RLC A	Rotate Acc Left through the Carry	1	1
RR A	Rotate Acc Right	1	1
RRC A	Rotate Acc Right through the Carry	1	1
SWAP A	Swap nibbles within the Acc	1	1
<b>BOOLEAN VARIABLE MANIPULATION</b>			
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	4
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	4
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	4


## MG82FG5B32/16/08

MNEMONIC	DESCRIPTION	BYTE	EXECUTION Cycles
ANL C,bit	AND direct bit to Carry	2	3
ANL C,/bit	AND complement of direct bit to Carry	2	3
ORL C,bit	OR direct bit to Carry	2	3
ORL C,/bit	OR complement of direct bit to Carry	2	3
MOV C,bit	Move direct bit to Carry	2	3
MOV bit,C	Move Carry to direct bit	2	4
<b>BOOLEAN VARIABLE MANIPULATION</b>			
JC rel	Jump if Carry is set	2	3
JNC rel	Jump if Carry not set	2	3
JB bit,rel	Jump if direct bit is set	3	4
JNB bit,rel	Jump if direct bit not set	3	4
JBC bit,rel	Jump if direct bit is set and then clear bit	3	5
<b>PROGRAM BRACHING</b>			
ACALL addr11	Absolute subroutine call	2	6
LCALL addr16	Long subroutine call	3	6
RET	Return from subroutine	1	4
RETI	Return from interrupt subroutine	1	4
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if Acc is zero	2	3
JNZ rel	Jump if Acc not zero	2	3
CJNE A,direct,rel	Compare direct byte to Acc and jump if not equal	3	5
CJNE A,#data,rel	Compare immediate data to Acc and jump if not equal	3	4
CJNE Rn,#data,rel	Compare immediate data to register and jump if not equal	3	4
CJNE @Ri,#data,rel	Compare immediate data to indirect RAM and jump if not equal	3	5
DJNZ Rn,rel	Decrement register and jump if not equal	2	4
DJNZ direct,rel	Decrement direct byte and jump if not equal	3	5
NOP	No Operation	1	1

### 33. Package Dimension

#### 33.1. LQFP-32 (7mm X 7mm) Package dimension


Figure 33-1. LQFP-32 (7mm X 7mm )



Symbols	Dimensions in mm	
	Min.	Max.
A	---	1.6
A1	0.05	0.15
A2	1.35	1.45
c1	0.09	0.16
D	9.00 BSC	
D1	7.00 BSC	
E	9.00 BSC	
E1	7.00 BSC	
e	0.8 BSC	
b	0.30	0.45
L	0.45	0.75
L1	1REF	

**33.2. QFN-32 Package dimension**


Figure 33–2. QFN32 (5mm X 5mm)



JEDEC OUTLINE	Dimensions in mm		
	MO-220		
PKG CODE	WQFN(X532)		
Symbols	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.203 REF.		
b	0.18	0.25	0.30
D	5.00 BSC		
D2	3.10	3.20	3.25
E	5.00 BSC		
E2	3.10	3.20	3.25
e	0.50 BSC		
L	0.35	0.40	0.45
K	0.20	----	----

33.3. SSOP-28 (150 mil) Package dimension

Figure 33–3. SSOP28 (150 mil) Package dimension




Symbols	Dimensions in mm	
	Min.	Max.
A	1.346	1.752
A1	0.101	0.254
A2	----	1.498
b	0.203	0.304
D	9.804	10.007
E1	3.81	3.987
e	0.635 BASIC	
E	5.791	6.198
L	0.406	1.270
$\theta^\circ$	0	8

# MG82FG5B32/16/08

## 33.4. SSOP-20 (150 mil) Package dimension


Figure 33-4. SSOP20 (150 mil) Package dimension



Symbols	Dimensions in mm		
	Min.	Nom.	Max.
A	1.346	1.62	1.752
A1	0.101	0.152	0.254
A2	----	----	1.498
b	0.203	----	0.304
C	0.177	----	0.254
D	8.559	8.661	8.737
E	5.791	5.994	6.197
E1	3.81	3.911	3.987
e	0.635 BASIC		
L	0.406	0.635	1.27
L1	1.0414 BASIC		
ϕ	0°	----	8°

33.5. SSOP-16 (150 mil) Package dimension

Figure 33–5. SSOP16 (150 mil) Package dimension



Symbols	Dimensions in mm		
	Min.	Nom.	Max.
A	1.346	----	1.752
A1	0.101	----	0.254
A2	1.244	----	1.498
b	0.203	----	0.304
b1	0.203	0.254	0.279
c	0.177	----	0.254
c1	0.177	0.203	0.228
D	4.800	4.902	5.003
E1	3.810	3.911	3.987
E	5.791	5.994	6.197
L	0.406	----	1.27
e	0.635 BASIC		
θ	0°	----	8°

**34. Revision History**

Table 34–1. Revision History

Rev	Descriptions	Date
v0.54	1. Preliminary version release.	2013/07/29
v0.55	1. Added feature unique-ID & unique-ID read Sample code. 2. Modify IAP space defined.	2013/10/07
v0.56	1. Added Sample Code 2. Update some of DC Characteristics data	2013/10/21
v0.58	1. Modify Chinese note for Sample code 2. Modify Figure 25-1. <b>MG82FG5B32</b> Flash Memory Configuration 3. Update Package Dimension Data 4. KBI Port <b>KBMASK</b> : x= 1, 2 or 3	2013/11/01
v0.59	1. Remove SOP-28 Package 2. Added ADC of DC Characteristics data.	2013/11/27
v0.60	1. Modify error OCDE on bit 0 of PCON3 as DCON0 ( Page 243). 2. Added ADC Voltage Reference Selection control	2014/02/24
v0.61	Added Enhance PWM Mode description	2014/03/31
v0.62	Added SOP-28, SOP20, SOP16 Package	2015/01/21
v1.00	Added PAOE description	2015/04/28
v1.01	1. Modify the SOP16 Package Format 2. Modify TWSI Sample Code 3. Rename TWSI and TWI2 to TWI0 and STWI 4. Correct DCON0 Reset Value	2015/06/01
v1.02	Modify the contents of S1CFG	2015/09/25
v1.03	1. Added SSOP16 Package and remove SOP16 Package 2. Added section of ordering information 3. Modify ISP/IAP Sample Code	2015/11/13
v1.03a	Added QFN32 Package	2017/03/01
V1.04	1. Modify QFN32 Package drawing 2. Added MCD related description 3. Added SOP16 Package and removed SSOP16 4. Added SSOP28 Package and removed SOP28 5. Added SSOP20 Package and removed SOP20 6. Added QFN20 Package 7. Added Auto Weak Up 8. Correct the errors	2018/01/22
V1.05	1. Release PCA clock source to support up to 96MHz. 2. Add TWI notice on Master mode clock source up to 1MHz, and slave mode synchronous frequency up to 400KHz 3. Add SSOP16 package and removed SOP16 4. Changed the pin pitch of SSOP package from 209mil to 150mil. 5. Fix the ISP/IAP flowchart issue. 6. Modified Interrupt # in the Table 15-1, 15-2 and 15-3 7. Fix DT[5:0] description 8. Change SFR SPCTL to SPCON	2018/07/18

**Disclaimers**

Herein, Megawin stands for "***Megawin Technology Co., Ltd.***"

**Life Support** — This product is not designed for use in medical, life-saving or life-sustaining applications, or systems where malfunction of this product can reasonably be expected to result in personal injury. Customers using or selling this product for use in such applications do so at their own risk and agree to fully indemnify Megawin for any damages resulting from such improper use or sale.

**Right to Make Changes** — Megawin reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in mass production, relevant changes will be communicated via an Engineering Change Notification (ECN).