|
#define | GPIO_DB_DISABLE ((uint32_t)0x00000000U) |
|
#define | GPIO_DB_ENABLE ((uint32_t)0x00000010U) |
|
#define | GPIO_DB_SYNC_DISABLE ((uint32_t)0x00000000U) |
|
#define | GPIO_DB_SYNC_ENABLE ((uint32_t)0x00000020U) |
|
#define | GPIO_DB_CLK_DIV_1 ((uint32_t)0x00000000U) |
|
#define | GPIO_DB_CLK_DIV_2 ((uint32_t)0x00000001U) |
|
#define | GPIO_DB_CLK_DIV_4 ((uint32_t)0x00000002U) |
|
#define | GPIO_DB_CLK_DIV_8 ((uint32_t)0x00000003U) |
|
#define | GPIO_DB_CLK_DIV_16 ((uint32_t)0x00000004U) |
|
#define | GPIO_DB_CLK_DIV_32 ((uint32_t)0x00000005U) |
|
#define | GPIO_DB_CLK_DIV_64 ((uint32_t)0x00000006U) |
|
#define | GPIO_DB_CLK_DIV_128 ((uint32_t)0x00000007U) |
|
#define | GPIO_DB_CLK_DIV_256 ((uint32_t)0x00000008U) |
|
#define | GPIO_DB_CLK_DIV_512 ((uint32_t)0x00000009U) |
|
#define | GPIO_DB_CLK_DIV_1024 ((uint32_t)0x0000000AU) |
|
#define | GPIO_DB_CLK_DIV_2048 ((uint32_t)0x0000000BU) |
|
#define | GPIO_DB_CLK_DIV_4096 ((uint32_t)0x0000000CU) |
|
#define | GPIO_DB_CLK_DIV_8192 ((uint32_t)0x0000000DU) |
|
#define | GPIO_DB_CLK_DIV_16384 ((uint32_t)0x0000000EU) |
|
#define | GPIO_DB_CLK_DIV_32768 ((uint32_t)0x0000000FU) |
|
#define | GPIO_DB_Mask ((uint32_t)0x000000FFU) |
|