



MG82F5B32 Data Sheet

Version: 1.3B

Features

- 1-T 80C51 Central Processing Unit
- MG82F5B32 with 32K Bytes flash ROM
 - ISP memory zone could be optioned as 0.5KB/1.0KB~7.5KB
 - Flexible IAP size by software configured
 - Code protection for flash memory access
 - Flash erase/program cycle: 20,000 times
 - Flash data retention: 100 years at 25°C
 - Default MG82F5B32 Flash space mapping
 - * AP Flash default mapping (29.5KB, 0000h~75FFh)
 - **★** IAP Flash default mapping (1.0KB, 7600h~79FFh)
 - **★** ISP Flash default mapping (1.5KB, 7A00h~7FFFh), ISP Boot code
- Data RAM: 2K bytes
 - On-chip 256 bytes scratch-pad RAM
 - 1792 bytes expanded RAM (XRAM)
- Dual data pointer
- Interrupt controller
 - 16 sources, four-level-priority interrupt capability
 - Four external interrupt inputs, nINT0, nINT1, nINT2 and nINT3, with glitch filter
 - All external interrupts support High/Low level or Rising/Falling edge trigger
- Three 16-bit timer/counters, Timer 0, Timer 1 and Timer 2
 - T0CKO on P34, T1CKO on P35 and T2CKO on P10
 - X12 mode enabled for T0/T1/T2
 - S1BRG cascaded with Timer 1 to a 16/24-bit timer/counter
- Programmable 16-bit counter/timer Array (PCA) with 8 compare/capture modules
 - Reloadable 16-bit base counter to support variable length PWM
 - Up to 100MHz clock source from on-chip CKM
 - Capture mode, 16-bit software timer mode and High speed output mode
 - PWM module with dead-time control, break control and central-aligned option
 - Variable 8/10/12/16-bit PWM mode with phase shift function, can be configured to:
 - ★ Up to 8 channels un-buffered 16-bit PWM, or
 - ★ Up to 8 channels buffered 8-bit PWM, or
 - ★ Up to 4 channels buffered 16-bit PWM
- Keypad Interrupt
- 10/12-Bit Single-ended ADC
 - Programmable throughput up to 400K sps
 - Up to 8 channel external inputs and four channel internal input (IVR24/AVSS/0.5VDD)
 - ADC VREF+ from on-chip 2.4V reference (IVR24), default from VDD
- Enhanced UART (S0)
 - Framing Error Detection
 - Automatic Address Recognition
 - Speed improvement mechanism (X2/X4 mode), Max. UART baud rate up to 3.68/6MHz
 - Support SPI Master in Mode 4, up to 12MHz on SPICLK
- Secondary UART (S1)
 - Max. UART baud rate up to 1.8432/3.0MHz
 - Support SPI Master in Mode 4, up to 12MHz on SPICLK
 - Support LIN bus protocol in Mode 5
 - Support SCI (Smart-Card interface, ISO-7816) in Mode 7
- One Master/Slave SPI serial interface
 - Max. 24MHz SPICLK on SPI master

- Max 12MHz on SPI slave
- Support daisy-chain function in SPI slave mode
- Up to 3 SPI masters including S0 and S1 in mode 4
- Three two-wire-serial-interfaces: TWI0/I2C0, TWI1/I2C1 and STWI/SI2C(SID)
 - Two Master/Slave hardware engine: TWI0/I2C0 and TWI1/I2C1
 - Max. 1MHz on I2C0/I2C1 master mode and Max. 400KHz on I2C0/I2C1 slave mode
 - One software TWI/I2C, STWI/ SI2C, Start/Stop serial interface detection (SID)
- Programmable Watchdog Timer, clock sourced from ILRCO
 - One time enabled by CPU or power-on
 - Interrupt CPU or Reset CPU on WDT overflow
 - Support WDT function in power down mode (watch mode) for auto-wakeup function
- Real-Time-Clock module, clock source from XTAL, ILRCO or SYSCLK
 - 0.5S ~ 64S programmable interrupt period
 - 21-bit length system timer
- Beeper function
- On-Chip-Debug interface (OCD)
- Maximum 29 GPIOs in 32-pin package
 - P3 can be configured to quasi-bidirectional, push-pull output, open-drain output and input only
 - P1, P2, P4 and P6 can be configured to open-drain output or push-pull output
 - P6.0, P6.1 and P4.7 shared with XTAL2, XTAL1 and RST
- Clock Sources
 - Internal 12MHz/11.059MHz oscillator (IHRCO): factory calibrated to ±1%, typical
 - External crystal mode, support 32.768KHz oscillating and missing clock detection (MCD)
 - Internal Low power 32KHz RC Oscillator (ILRCO)
 - External clock input (ECKI) on P6.0/XTAL2, up to 25MHz
 - Internal Oscillator output on P6.0/XTAL2
 - On-chip Clock Multiplier (CKM) to provide high speed clock source (96MHz)
- Two Brown-Out Detectors
 - BOD0: detect 1.7V
 - BOD1: selected detection level on 4.2V/3.7V/2.4V/2.0V
 - Interrupt CPU or reset CPU
 - Wake up CPU in Power-Down mode (BOD1)
- Multiple power control modes: idle mode, power-down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode.
 - All interrupts can wake up IDLE mode
 - 11 sources to wake up Power-Down mode
 - Slow mode and sub-clock mode support low speed MCU operation
 - RTC mode supports RTC to resume CPU in power-down mode
 - Watch mode supports WDT to resume CPU in power down
 - Monitor mode supports BOD1 to resume CPU in power down
- Operating voltage range: 1.8V 5.5V
 - Minimum 1.8V requirement in flash write operation (ISP/IAP/ICP)
- Operating frequency range: 32MHz(max)
 - External crystal mode, 0 12MHz @ 2.0V 5.5V and 0 25MHz @ 2.4V 5.5V
 - CPU up to 12MHz @ 1.8V 5.5V, up to 25MHz @ 2.2V 5.5V
 - CPU up to 32MHz @ 2.7V -5.5V with on-chip CKM
- 16-Bytes Unique ID code
- Operating Temperature:
 - Industrial (-40°C to +105°C)*
- Package Types:

- LQFP32 (7mm x 7mm): MG82F5B32AD32
- SOP28: MG82F5B32AS28SSOP20: MG82F5B32AL20

*: Tested by sampling.

List of Contents

Fea	tures		2			
List	of Co	ntents	5			
List	of Fig	jures	10			
	_	bles				
1.		eral Description				
2.		c Diagram				
3.		ial Function Register				
0.	3.1.	SFR Map (Page 0~F)				
	3.2.	SFR Bit Assignment (Page 0~F)				
	3.3.	Auxiliary SFR Map (Page P)				
	3.4.	Auxiliary SFR Bit Assignment (Page P)	23			
4.	Pin C	Configurations	24			
	4.1.	Package Instruction				
	4.2.	Pin Description				
_	4.3.	Alternate Function Redirection				
5.		CPU Function Description				
	5.1.	CPU Register				
	5.2.	CPU Timing				
_	5.3.	CPU Addressing Mode				
6.		ory Organization				
	6.1. 6.2.	On-Chip Program Flash				
	6.2. 6.3.	On-Chip Data RAM On-chip expanded RAM (XRAM)				
	6.4.	Declaration Identifiers in a C51-Compiler				
7.	_	Data Pointer Register (DPTR)				
8.		em Clock				
0.	8.1.	Clock Structure				
	8.2.	Clock Structure				
	8.3.	On-chip CKM (PLL)				
	8.4.	Missing Clock Detection (MCD)				
	8.5.	Fast wake-up for XTAL mode				
	8.6.	Wake-up clock from CKM				
	8.7.	Clock Register				
9.	Watc	h Dog Timer (WDT)	46			
	9.1.	WDT Structure				
	9.2.	WDT During Idle				
	9.3.	WDT During Power Down (Auto Wake Up)				
	9.4.	WDT Hardware Ontion				
40	9.5.	WDT Hardware Option				
10.		-Time-Clock(RTC)/System-Timer				
4.4		RTC Register				
11.	,	System Reset				
		Reset Source				
	11.2. 11.3.	Power-On Reset External Reset				
		Software Reset				
		Brown-Out Reset				
		WDT Reset				

	11.7. MCD Reset	
	11.8. Illegal Address Reset	55
12.	Power Management	56
	12.1. Brown-Out Detector	56
	12.2. Power Saving Mode	57
	12.2.1. Slow Mode	
	12.2.2. Sub-Clock Mode	57
	12.2.3. RTC Mode	
	12.2.4. Watch Mode	
	12.2.5. Monitor Mode	
	12.2.6. Idle Mode	
	12.2.7. Power-down Mode	
	12.2.8. Interrupt Recovery from Power-down	
	12.2.9. Reset Recovery from Power-down	
	12.2.10. KBI wakeup Recovery from Power-down	
40	12.3. Power Control Register	
13.	5	
	13.1. IO Structure	
	13.1.1. Port 3 Quasi-Bidirectional IO Structure	
	13.1.2. Port 3 Push-Pull Output Structure	
	13.1.3. Port 3 Input-Only (High Impedance Input) Structure	
	13.1.4. Port 3 Open-Drain Output Structure	
	13.1.5. General Open-Drain Output Structure (with pull-up function)	
	13.1.6. General Push-Pull Output Structure	
	13.1.7. General Port Digital Input Configured	
	13.2. I/O Port Register	
	13.2.1. Port 1 Register	
	13.2.3. Port 3 Register	
	13.2.4. Port 4 Register	
	13.2.5. Port 6 Register	
	13.2.6. Pull-Up Control Register	
	13.2.7. Port Output Driving Strength Control Register	
	13.2.8. Port Output Fast Driving Control Register	
14	Interrupt	
	14.1. Interrupt Structure	
	14.2. Interrupt Source	
	14.3. Interrupt Enable	
	14.4. Interrupt Priority	
	14.5. Interrupt Process	
	14.6. nINTi Input Source Selection and input filter (i=0~3)	
4 -	14.7. Interrupt Register	
15.	Timers/Counters	
	15.1. Timer 0 and Timer 1	
	15.1.1. Timer 0/1 Mode 0	
	15.1.2. Timer 0/1 Mode 1	
	15.1.3. Timer 0/1 Mode 2	
	15.1.4. Timer 0/1 Mode 3	
	15.1.5. Timer 0/1 Programmable Clock-Out	
	15.1.6. Timer 0/1 Register	
	15.2. Timer 2	
	15.2.1. Capture Mode (CP)	
	15.2.3. Baud-Rate Generator Mode (BRG)	
	15.2.4. Timer 2 Programmable Clock Output	

	15.2.5. Timer 2 Register	99
16.	Serial Port 0 (UART0)	102
	16.1. Serial Port 0 Mode 0	
	16.2. Serial Port 0 Mode 1	
	16.3. Serial Port 0 Mode 2 and Mode 3	
	16.4. Frame Error Detection	
	16.5. Multiprocessor Communications	
	16.6. Automatic Address Recognition	
	16.7. Baud Rate Setting	109
	16.7.1. Baud Rate in Mode 0	
	16.7.2. Baud Rate in Mode 2	
	16.7.3. Baud Rate in Mode 1 & 3	109
	16.7.3.1 Using Timer 1 as the Baud Rate Generator	
	16.7.3.2 Using Timer 2 as the Baud Rate Generator	115
	16.8. Serial Port 0 Mode 4 (SPI Master)	
4 —	16.9. Serial Port 0 Register	
17.	Serial Port 1 (UART1)	
	17.1. Serial Port 1 Baud Rate Generator (S1BRG)	125
	17.2. Serial Port 1 Baud Rate Setting	126
	17.2.1. Baud Rate in Mode 0	126
	17.2.2. Baud Rate in Mode 2	
	17.2.3. Baud Rate in Mode 1 & 3	
	17.3. Serial Port 1 Mode 4 (SPI Master)	129
	17.4. Pure Timer Mode for S1BRG	131
	17.5. S1BRT Programmable Clock Output	
	17.6. S1 Baud Rate Generator for S0	
	17.7. Serial Port 1 Register	
	17.8. Serial Port 1 for LIN Register	
	17.9. Serial Port 1 for SMC Register	
10	Dragrammable Counter Arroy (DCA)	1.00
18.	Programmable Counter Array (PCA)	140
	18.1. PCA Overview	
	18.2. PCA Timer/Counter	
	18.3. Compare/Capture Modules	144
	18.4. Operation Modes of the PCA	146
	18.4.1. Capture Mode	147
	18.4.2. 16-bit Software Timer Mode	
	18.4.3. High Speed Output Mode	
	18.4.4. PWM Mode	
	18.4.5. Enhance PWM Mode	
	18.4.6. PCA Module Output Control	
19.	Serial Peripheral Interface (SPI)	159
	19.1. Typical SPI Configurations	160
	19.1.1. Single Master & Single Slave	
	19.1.2. Dual Device, where either can be a Master or a Slave	
	19.1.3. Single Master & Multiple Slaves	
	19.2. Configuring the SPI	
	19.2.1. Additional Considerations for a Slave	
	19.2.2. Additional Considerations for a Master	
	19.2.3. Mode Change on nSS-pin	
	19.2.4. Transmit Holding Register Full Flag	
	19.2.5. Write Collision	
	19.2.6. SPI Clock Rate Select	162
	19.3. Data Mode	163

19.5. SPI Register. 165 20. Two Wire Serial Interface (TWI0/I/2C0 and TWI1/I/2C1) 168 20.1. Operating Modes. 169 20.1.1. Master Transmitter Mode 169 20.1.2. Master Receiver Mode 169 20.1.3. Slave Transmitter Mode 170 20.1.4. Slave Receiver Mode 170 20.1.4. Slave Receiver Mode 170 20.2. Miscellaneous States 170 20.3. Using the TWI/I/2C 177 20.4. TWI0/I/2C0 Register 177 20.5. TWI1/I/2C1 Register 177 20.5. TWI1/I/2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 183 22. Beeper 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL-BOREV Structur 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Operation 189 25.2.2. ADC Conversion Time 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 191 27.1. MG82F5B32 Flash Memory Configuration 190 27.2. ISPIAP Flash Page Frase Mode 190 27.2. ISPIAP Flash Page Frase Mode 190 27.2. ISPIAP Flash Page Frase Mode 190 27.2. Sipriap Flash Page Frase Mode 190 27.3. ISPIAP Flash Page Frase Mode 190 27.4. In-Application-Programming (IAP) 200 27.4.1. IAP-memory Boundary/Ra		19.4. Daisy-Chain Connection	
20. Two Wire Serial Interface (TWI0/I2C0 and TWI1/I2C1) 168 20.1. Operating Modes. 169 20.1.1. Master Transmitter Mode 169 20.1.2. Master Receiver Mode 170 20.1.3. Slave Transmitter Mode 170 20.1.4. Slave Receiver Mode 170 20.2. Miscellaneous States 170 20.3. Using the TWI/I2C 171 20.4. TWI0/I2C0 Register 177 20.5. TWI1/I2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 184 22.1. Beeper Register 184 22.1. Beeper Register 184 23.1. Keypad Register 185 24.1. GPL-BOREV Structure 185 24.2. GPL Register 187 24.1. GPL-BOREV Structure 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2. J. ADC Input Channels 189 25.2. J. ADC Imput Channels 189 25.2. J. How to improve ADC Accuracy 190 25.2. J. How to improve ADC Accuracy 190			
20.1. Operating Modes. 169 20.1.1. Master Transmitter Mode 169 20.1.2. Master Receiver Mode 170 20.1.3. Slave Transmitter Mode 170 20.2. Miscellaneous States 170 20.3. Using the TWI/I2C 171 20.4. TWI0/I2CO Register 177 20.5. TWI1/I2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 183 21.2. SiD Register 184 22. Beeper 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24.1. GPL-BOREV Structur 187 24.2. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Operation 189 25.2.3. Starting a Conversion Time 190 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190	20.		
20.1.1. Master Transmitter Mode 169 20.1.2. Master Receiver Mode 170 20.1.4. Slave Receiver Mode 170 20.2. Miscellaneous States 170 20.3. Using the TWI/12C 171 20.4. TWI0/I2C0 Register 177 20.5. TWI1/I2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 183 22. Beeper 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25.1. ADC Structure 188 25.2. ADC Operation 188 25.2.1. ADC Input Channels 189 25.2.2. AD Cinternal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve A	_		
20.1.3. Slave Transmitter Mode		20.1.1. Master Transmitter Mode	169
20.1.4. Slave Receiver Mode			
20.2 Miscellaneous States 170 20.3 Using the TWI/I2C 171 20.4 TWI/0/I2C Register 177 20.5 TWI/I2C1 Register 177 20.5 TWI/I2C1 Register 180 21.2 Sin Serial Interface Detection (SID, STWI/SI2C) 183 21.1 SiD Structure 183 21.2 SiD Register 183 22.2 Seeper 184 22.1 Seeper Register 184 22.1 Seeper Register 184 22.1 Seeper Register 184 23.1 Keypad Interrupt (KBI) 185 23.1 Keypad Register 185 23.1 Keypad Register 185 24. General Purpose Logic 185 24.1 GPL-BOREV Structur 187 24.2 GPL Register 187 24.2 GPL Register 187 24.2 GPL Register 187 25.1 ADC Structure 188 25.1 ADC Structure 188 25.2.1 ADC Input Channels 189 25.2.2 ADC Input Channels 189 25.2.2 ADC Input Channels 189 25.2.3 Starting a Conversion 189 25.2.4 ADC Conversion Time 190 25.2.5 I/O Input Channels 190 25.2.5 I/O Input Ghannels 190 25.2.7 How to improve ADC Accuracy 190 25.2.7 How to improve ADC Accuracy 190 25.2.7 How to improve ADC Accuracy 190 25.3 ADC Register 191 26.1 Internal Voltage Reference (IVR, 2.4V) 196 26.1 IVR (2.4V) Structure 196 26.1 IVR (2.4V) Structure 196 26.3 How to read IVR (2.4V) ADC Pre-stored value 196 26.3 How to read IVR (2.4V) ADC Pre-stored value 196 27.1 MG82/F5B32 Flash Memory Configuration 197 27.1 MG82/F5B32 Flash Memory Configuration 197 27.2 MG82/F5B32 Flash Memory Configuration 197 27.2 SPI/AP Flash Page Erase Mode 198 27.2.1 SPI/AP Flash Page Erase Mode 203 27.3.1 SPI/AP Flash Page Erase Mode 204 27.3.2 SPI/AP Flash Page Erase Mode 205 27.3.3 Notes for ISP 205 27.3.4 In-Application-Programming (IAP) 207 27.4 IAP-memory Boundary/Range for MG82/F5B32 207 27.4 IAP-memory Boundary/Ran			
20.3. Using the TWI/I2C. 171 20.4. TWI0/I2C0 Register. 177 20.5. TWI1/I2C1 Register. 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure. 183 21.2. SID Register. 184 22. Beeper. 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register. 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register. 187 25.1. ADC Structure 188 25.2. ADC Operation 188 25.2.1. ADC Input Channels. 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion Time 190 25.2.5. I/O Pins Used with ADC Function. 190 25.2.7. How to improve ADC Accuracy 190 25.2.8. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 27.1. MG82F5B32			
20.4. TWIO/I2C1 Register 177 20.5. TWI1/I2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 184 22. Beeper 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 1 MDC Structure 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.1. Ow to improve ADC Accuracy 190 25.2.3. ADC Register 190 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register			
20.5. TWI1/I/2C1 Register 180 21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 183 22. Beeper 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 188 25.2.1. ADC Input Channels 189 25.2.2. ADC Input Channels 189 25.2.3. Starting a Conversion Time 190 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.2.8. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) AD			
21. Serial Interface Detection (SID, STWI/SI2C) 183 21.1. SID Structure 183 21.2. SID Register 183 22. Beeper 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.5. I/O Pins Used with ADC Function 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.2.8. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 191 27. I. MG82F5B32 Flash Memory Configuration 197			
21.1. SID Structure. 183 21.2. SID Register. 183 22.1. Beeper Register 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI). 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur. 187 24.2. GPL Register. 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels. 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time. 190 25.2.5. I/O Pins Used with ADC Function. 190 25.2.5. I/O Pins Used with ADC Function. 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. ISP/IAP Flash Page Erase Mode 199	0.4		
21.2. SID Register 183 22. Beeper. 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. ISP/IAP Flash Page Erase Mode 199 27.2.1. ISP/IAP F	21.		
22. Beeper Register 184 22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 188 25.2.5. I/O Pins Used with ADC Function 190 25.2.1. How to improve ADC Accuracy 190 25.2.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27.1. IMG82F5B32 Flash Memory Confi			
22.1. Beeper Register 184 23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.3. Starting a Conversion 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. Image: F5B32 Flash Memory Configuration 197 27. MG82F5B32 Flash Access in ISP/IAP 198 27.2. IsP/IAP Flash Page Erase Mode 199 27.2.1. ISP/IAP Flash Read Mode		<u> </u>	
23. Keypad Interrupt (KBI) 185 23.1. Keypad Register 185 24. General Purpose Logic 187 24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. ISP/IAP Flash Page Erase Mode 199 27.2.1. ISP/IAP Flash Read Mode 201 27.3.1. ISP Operation 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 <td>22.</td> <td>·</td> <td></td>	22.	·	
23.1. Keypad Register			
24.1. GPL-BOREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. ISP/IAP Flash Page Erase Mode 199 27.2.1. ISP/IAP Flash Page Erase Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.3. Notes for ISP	23.		
24.1. GPL-BÖREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Read Mode 201 27.3.3. IsP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached			
24.1. GPL-BÖREV Structur 187 24.2. GPL Register 187 25. 10/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Read Mode 201 27.3.3. IsP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached	24.	General Purpose Logic	187
25. 1 0/12-Bit ADC 188 25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Read Mode 201 27.3.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1. IAP-memory Boundary/Rang			
25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 201 27.2.2. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1 IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207		24.2. GPL Register	187
25.1. ADC Structure 188 25.2. ADC Operation 189 25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26.1. IVR (2.4V) Structure 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 201 27.2.2. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1 IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207	25.	10/12-Bit ADC	188
25.2.1. ADC Input Channels 189 25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1. In-Application-Programming (IAP) 207 27.4.2. Update data in IAP-memory 207			
25.2.2. ADC Internal Voltage Reference 189 25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207		25.2. ADC Operation	189
25.2.3. Starting a Conversion 189 25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
25.2.4. ADC Conversion Time 190 25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
25.2.5. I/O Pins Used with ADC Function 190 25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
25.2.6. Idle and Power-Down Mode 190 25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
25.2.7. How to improve ADC Accuracy 190 25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 205 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
25.3. ADC Register 191 26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 205 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
26. Internal Voltage Reference (IVR, 2.4V) 196 26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP Operation 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207		·	
26.1. IVR (2.4V) Structure 196 26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 205 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207	26		
26.2. IVR Register 196 26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207	20.	· · · · · · · · · · · · · · · · · · ·	
26.3. How to read IVR (2.4V) ADC Pre-stored value 196 27. ISP and IAP 197 27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207		26.2 IVR Register	196
27. ISP and IAP		O Company of the comp	
27.1. MG82F5B32 Flash Memory Configuration 197 27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207	27		
27.2. MG82F5B32 Flash Access in ISP/IAP 198 27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207	۷1.		
27.2.1. ISP/IAP Flash Page Erase Mode 199 27.2.2. ISP/IAP Flash Byte Program Mode 201 27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
27.2.2. ISP/IAP Flash Byte Program Mode. 201 27.2.3. ISP/IAP Flash Read Mode. 203 27.3. ISP Operation. 205 27.3.1. Hardware approached ISP. 205 27.3.2. Software approached ISP. 205 27.3.3. Notes for ISP. 206 27.4. In-Application-Programming (IAP). 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32. 207 27.4.2. Update data in IAP-memory. 207			
27.2.3. ISP/IAP Flash Read Mode 203 27.3. ISP Operation 205 27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
27.3. ISP Operation		27.2.3. ISP/IAP Flash Read Mode	203
27.3.1. Hardware approached ISP 205 27.3.2. Software approached ISP 205 27.3.3. Notes for ISP 206 27.4. In-Application-Programming (IAP) 207 27.4.1. IAP-memory Boundary/Range for MG82F5B32 207 27.4.2. Update data in IAP-memory 207			
27.3.3. Notes for ISP20627.4. In-Application-Programming (IAP)20727.4.1. IAP-memory Boundary/Range for MG82F5B3220727.4.2. Update data in IAP-memory207			
27.4. In-Application-Programming (IAP)20727.4.1. IAP-memory Boundary/Range for MG82F5B3220727.4.2. Update data in IAP-memory207		27.3.2. Software approached ISP	205
27.4.1. IAP-memory Boundary/Range for MG82F5B32			
27.4.2. Update data in IAP-memory			
21.7.0. INUIGO IUI IAF200			
27.5. ISP/IAP Register			

	27.5.1. ISP/IAP Sample Code	212
28.	Page P SFR Access	213
29.	Auxiliary SFRs	217
	Hardware Option	
	Application Notes	
01.	31.1. Power Supply Circuit	
	31.2. Reset Circuit	
	31.3. XTAL Oscillating Circuit	
	31.4. ICP and OCD Interface Circuit	
	31.5. In-Chip-Programming Function	
	31.6. On-Chip-Debug Function	
32.	Electrical Characteristics	
	32.1. Absolute Maximum Rating	
	32.2. DC Characteristics	
	32.3. External Reset Characteristics	231
	32.4. External Clock Characteristics	232
	32.5. IHRCO Characteristics	232
	32.6. ILRCO Characteristics	232
	32.7. CKM Characteristics	
	32.8. Flash Characteristics	
	32.9. ADC Characteristics	
	32.10. IVR Characteristics	
	32.11. Serial Port Timing Characteristics	
	32.12. SPI Timing Characteristics	
	32.13. TWI/I2C Timing Characteristics	
33.	Instruction Set	240
34.	Package Dimension	243
	34.1. LQFP-32 (7mm X 7mm) Package dimension	
	34.2. SOP-28 (300mil) Package dimension	
	34.3. SSOP-20 (150 mil) Package dimension	
35.	Revision History	
	Disclaimers	

List of Figures

Figure 2–1. Block Diagram	16
Figure 4–1. LQFP32 Top View	24
Figure 4–2. SOP28 Top View	25
Figure 4–3. SSOP20 Top View	25
Figure 6–1. Program Memory	34
Figure 6–2. Data Memory	35
Figure 6–3. Lower 128 Bytes of Internal RAM	35
Figure 6–4. SFR Space	35
Figure 7–1. Dual DPTR	38
Figure 8–1. System Clock	40
Figure 9–1. Watch Dog Timer	46
Figure 10–1. Real-Time-Clock Counter	49
Figure 11–1. System Reset Source	52
Figure 12–1. Brown-Out Detector 0/1	56
Figure 12–2. Wakeup structure of Power Down mode	58
Figure 13–1. Port 3 Quasi-Bidirectional I/O	63
Figure 13–2. Port 3 Push-Pull Output	63
Figure 13–3. Port 3 Input-Only	63
Figure 13–4. Port 3 Open-Drain Output	64
Figure 13–5. General Open-Drain Output	64
Figure 13–6. General Push-Pull Output	65
Figure 14–1. Interrupt System	75
Figure 14–2. System flag interrupt configuration	77
Figure 14–3. Configuration of nINTi port pin selection and Input Filter.	79
Figure 15–1. Timer 0 Mode 0 Structure	87
Figure 15–2. Timer 1 Mode 0 Structure	87
Figure 15–3. Timer 0 Mode 1 Structure	88
Figure 15–4. Timer 1 Mode 1 Structure	88
Figure 15–5. Timer 0 Mode 2 Structure	89
Figure 15–6. Timer 1 Mode 2 Structure	89
Figure 15–7. Timer 0 Mode 3 Structure	90
Figure 15–8. Timer 0 clock out equation	91
Figure 15–9. Timer 0 clock out equation	91
Figure 15–10. Timer 0 in Clock Output Mode	91
Figure 15–11. Timer 1 in Clock Output Mode	91
Figure 15–12. Timer 2 in Capture Mode (CPAZ=0)	95
Figure 15–13. Timer 2 in Capture Mode with Auto-Zero (CPAZ=1)	95
Figure 15–14. Timer 2 in Auto-Reload Mode (DCEN=0)	96
Figure 15–15. Timer 2 in Auto-Reload Mode (DCEN=1)	96

Figure 15–16. Timer 2 in Baud-Rate Generator Mode	97
Figure 15–17. Timer 2 clock out equation	98
Figure 15–18. Timer 2 in Clock-Out Mode	98
Figure 16–1. Mode 1 Data Frame	102
Figure 16–2. Mode 2, 3 Data Frame	102
Figure 16–3. Serial Port 0 Mode 0	103
Figure 16–4. Mode 0 Transmission Waveform	104
Figure 16–5. Mode 0 Reception Waveform	104
Figure 16–6. Serial Port Mode 1, 2, 3	105
Figure 16–7. UART0 Frame Error Detection	106
Figure 16–8. UART0 Multiprocessor Communications	107
Figure 16–9. Auto-Address Recognition	108
Figure 16–10. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0)	120
Figure 16–11. Serial Port 0 Mode 4, Single Master and Multiple Slaves configuration (n = 0)	120
Figure 16–12. Serial Port 0 Mode 4 transmission waveform (n = 0)	121
Figure 17–1. S1BRG configuration (S1TME=0)	125
Figure 17–2. Serial Port 1 Mode 4, Single Master and Single Slave configuration (n = 1)	129
Figure 17–3. Serial Port 1 Mode 4, Single Master and Multiple Slaves configuration (n = 1)	130
Figure 17–4. Serial Port 1 Mode 4 transmission waveform (n =1)	130
Figure 17–5. Timer Mode Configuration for S1BRG (S1TME=1)	131
Figure 17–6. S1BRG in Clock Output Mode	132
Figure 17–7. Additional Baud Rate Source for the UART0	133
Figure 18–1. PCA Block Diagram	140
Figure 18–2. PCA Timer/Counter	141
Figure 18–3. PCA Interrupt System	143
Figure 18–4. PCA Capture Mode	147
Figure 18–5. PCA Capture for Buffer Mode (BMEn=1, n= 0, 2, 4)	147
Figure 18–6. PCA Capture waveform for Buffer Mode	148
Figure 18–7. PCA Software Timer Mode	148
Figure 18–8. PCA High Speed Output Mode	149
Figure 18–9. PCA PWM Mode	150
Figure 18–10. PCA Enhance PWM for 10/12/16-bit PWM Mode (Un-Buffered)	151
Figure 18–11. PCA Enhance PWM for Buffer Mode (PWM6/7 have no dead-time control function) \dots	151
Figure 18–12. Waveform of Edge Aligned PWM and Central Aligned PWM	153
Figure 18–13. Latch Mode Waveform of PWM Forced Cutoff	154
Figure 18–14. Cycle-by-Cycle Mode Waveform of PWM Forced Cutoff	154
Figure 18–15. PWM Forced Cutoff source	155
Figure 18–16. Waveform of PWM Dead-Time control	156
Figure 18–17. PWM output control	157
Figure 19–1. SPI Block Diagram	159

Figure 19–2. SPI single master & single slave configuration	160
Figure 19–3. SPI dual device configuration, where either can be a master or a slave	160
Figure 19–4. SPI single master multiple slaves configuration	160
Figure 19–5. SPI Slave Transfer Format with CPHA=0	163
Figure 19–6. Slave Transfer Format with CPHA=1	163
Figure 19–7. SPI Master Transfer Format with CPHA=0	164
Figure 19–8. SPI Master Transfer Format with CPHA=1	164
Figure 19–9. SPI Slave in Daisy-Chain configuration	165
Figure 20–1. TWI/I2C Bus Interconnection	168
Figure 20–2. TWI/I2C Block Diagram	168
Figure 21–1. Serial Interface Detection structure	183
Figure 22–1. Beeper Generator	184
Figure 24–1. SFR BOREV read/write configuration	187
Figure 25–1. ADC Block Diagram	188
Figure 26–1. IVR24 Diagram	196
Figure 27–1. MG82F5B32 Flash Memory Configuration	197
Figure 27–2. ISP/IAP Page Erase Flow	199
Figure 27–3. Demo Code for ISP/IAP Page Erase	200
Figure 27–4. ISP/IAP byte Program Flow	201
Figure 27–5. Demo Code for ISP/IAP byte Program	202
Figure 27–6. ISP/IAP byte Read Flow	203
Figure 27–7. Demo Code for ISP/IAP byte Read	204
Figure 27–8. Sample Code for ISP	212
Figure 31–1. Power Supplied Circuit	224
Figure 31–2. Reset Circuit	224
Figure 31–3. XTAL Oscillating Circuit	225
Figure 31–4. ICP and OCD Interface Circuit	226
Figure 31–5. Stand-alone programming via ICP	227
Figure 31–6. System Diagram for the ICE Function	228
Figure 32–1. External Clock Drive Waveform	232
Figure 32–2. Shift Register Mode Timing Waveform	236
Figure 32–3. SPI Master Transfer Waveform with CPHA=0	237
Figure 32–4. SPI Master Transfer Waveform with CPHA=1	238
Figure 32–5. SPI Slave Transfer Waveform with CPHA=0	238
Figure 32–6. SPI Slave Transfer Waveform with CPHA=1	238
Figure 32–7. Typical Application with TWI/I2C Bus and Timing Diagram	239
Figure 34–1. LQFP-32 (7mm X 7mm)	243
Figure 34–2. SOP28 (300mil) Package dimension	244
Figure 34–3 SSOP20 (150 mil) Package dimension	245

List of Tables

Table 3–1. SFR Map (Page 0~F)	17
Table 3–2. SFR Bit Assignment (Page 0~F)	19
Table 3–3. Auxiliary SFR Map (Page P)	22
Table 3–4. Auxiliary SFR Bit Assignment (Page P)	23
Table 4–1. Pin Description	26
Table 13–1. Number of I/O Pins Available	62
Table 13–2. Port 3 Configuration Settings	66
Table 13–3. General Port Configuration Settings	66
Table 14–1. Interrupt Sources	74
Table 14–2. Interrupt Source Flag	76
Table 14–3. Interrupt Enable	78
Table 14–4. Interrupt Priority	78
Table 15–1. T2 Mode	100
Table 16–1. SMOD2 application criteria in Mode 2	109
Table 16–2. SMOD2 application criteria in Mode 1 & 3 using Timer 1	109
Table 16–3. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz	110
Table 16–4. Timer 1 Generated High Baud Rates @ Fsysclk =11.0592MHz	110
Table 16–5. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =22.1184MHz	110
Table 16–6. Timer 1 Generated High Baud Rates @ Fsysclk=22.1184MHz	111
Table 16–7. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =12.0MHz	111
Table 16–8. Timer 1 Generated High Baud Rates @ Fsysclk=12.0MHz	111
Table 16–9. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =24.0MHz	111
Table 16–10. Timer 1 Generated High Baud Rates @ Fsysclk=24.0MHz	112
Table 16–11. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =29.4912MHz	112
Table 16–12. Timer 1 Generated High Baud Rates @ Fsysclk=29.4912MHz	112
Table 16–13. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =44.2368MHz	113
Table 16–14. Timer 1 Generated High Baud Rates @ Fsysclk=44.2368MHz	113
Table 16–15. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =32MHz	113
Table 16–16. Timer 1 Generated High Baud Rates @ Fsysclk=32MHz	114
Table 16–17. Timer 1 Generated Commonly Used Baud Rates @ F _{SYSCLK} =48.0MHz	114
Table 16–18. Timer 1 Generated High Baud Rates @ Fsysclk=48.0MHz	114
Table 16–19. SMOD2 application criteria in Mode 1 & 3 using Timer 2	115
Table 16–20. Timer 2 Generated Commonly Used Baud Rates @ F _{SYSCLK} =11.0592MHz	115
Table 16–21. Timer 2 Generated High Baud Rates @ Fsysclk=11.0592MHz	115
Table 16–22. Timer 2 Generated Commonly Used Baud Rates @ F _{SYSCLK} =22.1184MHz	115
Table 16–23. Timer 2 Generated High Baud Rates @ F _{SYSCLK} =22.1184MHz	116
Table 16–24. Timer 2 Generated Commonly Used Baud Rates @ F _{SYSCLK} =12.0MHz	116
Table 16–25. Timer 2 Generated High Baud Rates @ F _{SYSCLK} =12.0MHz	117
Table 16–26. Timer 2 Generated Commonly Used Baud Rates @ Fsysci K=24.0MHz	117

Table 16–27. Timer 2 Generated High Baud Rates @ Fsysclk=24.0MHz	117
Table 16–28. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz	117
Table 16–29. Timer 2 Generated High Baud Rates @ F _{SYSCLK} =29.4912MHz	118
Table 16–30. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz	118
Table 16–31. Timer 2 Generated High Baud Rates @ Fsysclk=44.2368MHz	118
Table 16–32. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=32MHz	118
Table 16–33. Timer 2 Generated High Baud Rates @ F _{SYSCLK} =32MHz	119
Table 16–34. Timer 2 Generated Commonly Used Baud Rates @ F _{SYSCLK} =48.0MHz	119
Table 16–35. Timer 2 Generated High Baud Rates @ F _{SYSCLK} =48.0MHz	119
Table 16–36. Serial Port 0 Mode Selection	120
Table 16–37. SPI mode mapping with Serial Port Mode 4 configuration	121
Table 17–1. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =11.0592MHz	126
Table 17–2. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =22.1184MHz	126
Table 17–3. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =12.0MHz	127
Table 17–4. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =24.0MHz	127
Table 17–5. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =29.4912MHz	127
Table 17–6. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =44.2368MHz	128
Table 17–7. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =32.0MHz	128
Table 17–8. S1BRG Generated Commonly Used Baud Rates @ F _{SYSCLK} =48.0MHz	129
Table 17–9. Serial Port 1 Mode Selection	129
Table 17–10. SPI mode mapping with Serial Port Mode 4 configuration	130
Table 17–11. S1BRG Generated Commonly Used Baud Rates for \$0 @ F _{SYSCLK} =11.0592MHz	133
Table 18–1. PCA Module Modes	146
Table 19–1. SPI Master and Slave Selection	161
Table 19–2. SPI Serial Clock Rates	162
Table 19–3. SPI mode definition	163
Table 20–1. TWI0/I2C0 Serial Clock Rates	178
Table 20–2. TWI1/I2C1 Serial Clock Rates	181
Table 31–1. Reference Capacitance of C1 & C2 for crystal oscillating circuit	225
Table 33–1. Instruction Set	240
Table 35_1 Payisian History	246

1. General Description

The MG82F5B32 is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that executes instructions in 1~7 clock cycles (about 6~7 times the rate of a standard 8051 device), and has an 8051 compatible instruction set. Therefore at the same performance as the standard 8051, the MG82F5B32 can operate at a much lower speed and thereby greatly reduce the power consumption.


The MG82F5B32 has 32K bytes of embedded Flash memory for code and data. The Flash memory can be programmed either in serial writer mode (via ICP, In-Circuit Programming) or in In-System Programming mode (via USB DFU). And, it also provides the In-Application Programming (IAP) capability. ICP and ISP allow the user to download new code without removing the microcontroller from the actual end product; IAP means that the device can write non-volatile data in the Flash memory while the application program is running. There needs no external high voltage for programming due to its built-in charge-pumping circuitry.

The MG82F5B32 retains all features of the standard 80C52 with 256 bytes of scratch-pad RAM, three 8-bit I/O ports, two external interrupts, a multi-source 4-level interrupt controller, a serial port (UART0) and three timer/counters. In addition, the MG82F5B32 has 6 extra I/O port pins (P4.5, P4.4, P4.1, P4.0, P6.1 and P6.0), one XRAM of 1792 bytes, two extra external interrupts with High/low trigger option, 10/12-bit ADC, one 8-channel PCA with dead-time controlled PWM, one 8-bit SPI, three TWI/I2C (TWI0/I2C0, TWI1/I2C1 and STWI/SI2C), secondary serial port (UART1) to support LIN and SMC, keypad interrupt, Watchdog Timer, Real-Time-Clock module, two Brown-out Detectors, an on-chip crystal oscillator(shared with P6.0 and P6.1), an internal high precision oscillator (IHRCO), an on-chip clock multiplier (CKM) to generate high speed clock source, an internal low speed RC oscillator (ILRCO) and an enhanced serial function in UART0 that facilitates multiprocessor communication and a speed improvement mechanism (X2/X4 mode).

The MG82F5B32 has multiple operating modes to reduce the power consumption: idle mode, power down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode. In the Idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the Power-Down mode the RAM and SFRs' value are saved and all other functions are inoperative; most importantly, in the Power-down mode the device can be waked up by many interrupt or reset sources. In slow mode, the user can further reduce the power consumption by using the 8-bit system clock pre-scaler to slow down the operating speed. Or select sub-clock mode which clock source is derived from internal low speed oscillator (ILRCO) for CPU to perform an ultra-low speed operation. The RTC module supports Real-Time-Clock function in all operating modes. In watch mode, it keeps WDT running in power-down or idle mode and resumes CPU as an auto-wakeup timer when WDT overflows. Monitor mode provides the Brown-Out detection in power down mode and resumes CPU when chip VDD reaches the specific detection level.

Additionally, the MG82F5B32 is equipped with the Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting. The user has no need to prepare any development board during firmware developing or the socket adapter used in the traditional ICE probe head. All the thing the user needs to do is to prepare a connector for the dedicated OCD interface. This powerful feature makes the developing very easy for any user.

2. Block Diagram



3. Special Function Register

3.1. SFR Map (Page 0~F)

Table 3-1. SFR Map (Page 0~F)

Table		i. SFR Map (Page 0∼F)							
		0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
	0			CCAP0H	CCAP1H				
F8	1	P6	CH	CCAP6H	CCAP7H	CCAP2H	CCAP3H	CCAP4H	CCAP5H
	~F								
	0			PCAPWM0	PCAPWM1				
F0	1	В	PAOE	PCAPWM6	PCAPWM7	PCAPWM2	PCAPWM3	PCAPWM4	PCAPWM5
	~F				1				
	0			CCAP0L	CCAP1L				
E8	1	P4	CL	CCAP6L	CCAP7L	CCAP2L	CCAP3L	CCAP4L	CCAP5L
	~F								
E0	0~F	ACC	WDTCR	IFD	IFADRH	IFADRL	IFMT	SCMD	ISPCR
	0			CCAPM0	CCAPM1				
D8	1	CCON	CMOD	CCAPM6	CCAPM7	CCAPM2	CCAPM3	CCAPM4	CCAPM5
	- -F								
	0		SIADR	SIDAT	SISTA	SICON			
D0	1	PSW	SI1ADR	SI1DAT	SI1STA	SI1CON	KBPATN	KBCON	KBMASK
	~F								
C8	0~F	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2	CLRL	CHRL
	0			AUXR4					
	1			AUXR5					
	2			ADCFG2					
	3			ADCFG3					
C0	4	XICON	XICFG	P1PUC	ADCFG0	ADCON0	ADCDL	ADCDH	CKCON0
	5			P2PUC					
	6			P4PUC					
	7			P6PUC					
DO	~F	IDOL	CADEN		AD0E04	DWWOD	DDTOD	DTOOD	CKCONIA
B8	0~F	IP0L	SADEN		ADCFG1	PWMCR	PDTCR	RTCCR	CKCON1
	0					PUCON0 PUCON1			
	2					PDRVC0			
B0	3	P3	P3M0	P3M1	P4M0	PDRVC1	P6M0	RTCTM	IP0H
	4					PFDC0			
	~F								
Δ8	0~F	IE	SADDR			SFRPI	EIE1	EIP1L	EIP1H
							<u>-:-</u> !	IL	<u></u>
A0	0~F	P2	AUXR0	AUXR1	AUXR2	AUXR3			
	0	S0CON	SOBUF			S0CFG			
98	1	S1CON	S1BUF	S1BRT	S1BRC	S1CFG	S1CFG1		
	2	S1CON	S1BUF	S1BRT	S1BRC	S1CFG	S1CFG2		
90	~F 0~F	 P1	P1M0	P1AIO			P2M0	BOREV	PCON1
	0~i 0~F	TCON	TMOD	TL0	TL1	TH0	TH1	SFIE	
	0~F		SP	DPL	DPH	SPSTAT	SPCON	SPDAT	PCON0
		0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
		U/O	1/9	ZIA	3/D	4/6	อเบ	0/E	//٢

^{*:} User needs to set SFRPI as SFRPI=0x00 ~ 0x0F for SFR page access.

(MCU will not keep SFRPI value in interrupt. User need to keep SFRPI value in software flow.)

SFRPI: SFR Page Index Register SFR Page = 0~F

SFR Page SFR Address RESET = 0000-0000 = 0xAC7 6 5 4 3 0 0 0 0 0 PIDX3 PIDX2 PIDX1 PIDX0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~4: Reserved. Software must write "0" on these bits when SFRPI is written.

Bit 3~0: SFR Page Index. The available pages are only page "0" to "F".

PIDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
1111	Page F

3.2. SFR Bit Assignment (Page 0~F) Table 3–2. SFR Bit Assignment (Page 0~F)

	. SFR Bit Assignment		PAGE)		BIT	ADDRESS	AND SYN	IBOL			RESET
SYMBOL	DESCRIPTION		(HEX)	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
SP	Stack Pointer	81	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000111
DPL	Data Pointer Low	82	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
DPH	Data Pointer High	83	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SPSTAT	SPI Status Register	84	0~F	SPIF	WCOL	THRF	SPIBSY	MODF	0	0	SPR2	00000000
SPCON	SPI Control Register	85	0~F	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	00000100
SPDAT	SPI Data Register	86	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PCON0	Power Control 0	87	0~F	SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	00010000
TCON TMOD	Timer Control Timer Mode	<i>88</i> 89	<i>0~F</i> 0~F	TF1 T1GATE	TR1 T1C/T	<i>TF0</i> T1M1	TR0 T1M0	IE1 T0GATE	IT1 T0C/T	TOM1	TOM0	00000000
TL0	Timer Low 0	8A	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL1	Timer Low 1	8B	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH0	Timer High 0	8C	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH1	Timer High 1	8D	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SFIE	System Flag INT En.	8E	0~F	SIDFIE	MCDRE	MCDFIE	RTCFIE	0	BOF1IE	BOF0IE		01100000
P1	Port 1	90	0~F	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
P1M0	P1 Mode Register 0	91	0~F	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0	00000000
P1AIO	P1 Analog Input Only	92	0~F	P17AIO	P16AIO	P15AIO	P14AIO	P13AIO	P12AIO	P11AIO	P10AIO	00000000
P2M0	P2 Mode Register 0	95	0~F	P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0	00000000
BOREV	Bit Order Reversed	96	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PCON1	Power Control 1	97	0~F	SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF	00000000
S0CON	Serial 0 Control	98	0	SM00 /FE	SM10	SM20	REN0	TB80	RB80	TIO	RI0	00000000
S1CON	Serial 1 Control	98	1~2	SM01	SM11	SM21	REN1	TB81	RB81	TI1	RI1	00000000
S0BUF	Serial 0 Buffer	99	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
S1BUF	Serial 1 Buffer	99	1~2	.7	.6	.5	.4	.3	.2	.1	.0	00000000
S1BRT S1BRC	S1 Baud-Rate Timer	9A 9B	1~2 1~2	.7 .7	.6 .6	.5 .5	.4 .4	.3	.2	.1 .1	.0	00000000
S0CFG	S1 Baud-Rate Counter S0 Configuration	9C	0	URTS	SMOD2	URM0X3	.4 SM30	S0DOR	BTI	UTIE	0	00000000
S1CFG	S1 Configuration	9C	1~2	SM31	S1EVPS	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME	0010000
S1CFG1	S1 Configuration 1 (LINCFG)	9D	1	SBF1	TXER1	S1B16	ATBR1	TXRX1	SYNC1	0	0	00000000
S1CFG2	S1 Configuration 2 (SMCCFG)	9D	2	ESDE1	ESDF1	PEF1	ESOE1	S1BRS.3	S1BRS.2	S1BRS.1	S1BRS.0	00000000
P2	Port 2	A0	0~F	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	11111111
AUXR0	Auxiliary Register 0	A1	0~F	P60OC1	P60OC0	P60FD	TOXL	P4FS1	P4FS0	INT1H	INTOH	00000000
AUXR1	Auxiliary Register 1	A2	0~F	P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI0	P3CEX	DPS	00000000
AUXR2	Auxiliary Register 2	A3	0~F	INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE	00000000
AUXR3	Auxiliary Register 3	A4	0~F	STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1	00000000
IE	Interrupt Enable	A8	0~F	EA	0	ET2	ES0	ET1	EX1	ET0	EX0	00000000
SADDR	Slave Address	A9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SFRPI	SFR Page Index	AC	0~F	0	0	0	0	IDX3	IDX2	IDX1	IDX0	00000000
EIE1	Extended INT Enable 1	AD	0~F	ETWI1	ETWI0	EKB	ES1	ESF	EPCA	EADC	ESPI	00000000
EIP1L	Ext. INT Priority 1 Low	AE	0~F	PTWI1L PTWI1H	PTWIOL	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL	00000000
EIP1H P3	Ext. INT Priority 1 High Port 3	AF B0	0~F 0~F	PIWITH	PTWI0H	PKBH <i>P</i> 3.5	PS1H P3.4	PSFH P3.3	PPCAH P3.2	PADCH P3.1	PSPIH P3.0	00000000 xx111111
P3M0	P3 Mode Register 0	B1	0~F	0	0	P3.5 P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3.7		00000000
P3M1	P3 Mode Register 1	B2	0~F	0	0	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1		00000000
P4M0	P4 Mode Register 0	B3	0~F	P4M0.7	0	P4M0.5	P4M0.4	0	0	P4M0.1		00000000
PUCON0	Port Pull-Up Control 0	B4	0	P4PU1	P4PU0	P2PU1	P2PU0	P1PU1	P1PU0	0	0	00000000
PUCON1	Port Pull-Up Control 1	B4	1	0	0	0	0	0	P6PU0	0	0	00000000
PDRVC0	Port Driving Control 0	B4	2	P3DC1	P3DC0	P2DC1	P2DC0	P1DC1	P1DC0	0	0	00000000
PDRVC1	Port Driving Control 1	B4	3	0	0	0	0	0	0	P4DC1	P4DC0	00000000
PFDC0	Port Fast Driving Ctl0	B4	4	P3FDCH	P3FDCL	P2FDCH	P2FDCL	P1FDCH	P1FDCL	P4FDCH	P4FDCL	00000000
P6M0	P6 Mode Register 0	B5	0~F	0	0	0	0	0	0	P6M0.1	P6M0.0	00000000
RTCTM	RTC Timer Register	B6	0~F	RTCCS1	RTCCS0	RTCCT5	RTCCT4	RTCCT3	RTCCT2	RTCCT1	RTCCT0	01111111
IP0H	Interrupt Priority 0 High	В7	0~F	РХЗН	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	00000000
IP0L	Interrupt Priority Low	B8	0~F	PX3L	PX2L	PT2L	PSL	PT1L	PX1L	PT0L	PX0L	00000000
SADEN	Slave Address Mask	B9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
ADCFG1	ADC Configuration 1	BB	0~F		VRS2	VRS1	SIGN	AOS.3	AOS.2	AOS.1	AOS.0	x0000000
PWMCR	PWM Control Reg.	BC	0~F	PCAE	EXDT		PFCF	PFCM	PFCS2	PFCS1	PFCS0	00000000
PDTCR	PWM Dead-Time Control Register	BD	0~F	DTPS1	DTPS0	DT.5	DT.4	DT.3	DT.2	DT.1	DT.0	00000000
RTCCR	RTC Control Reg.	BE	0~F	RTCE	RTCO	RTCRL5	RTCRL4	RTCRL3		RTCRL1		00111111
CKCON1	Clock Control 1	BF	0~F	XTOR	0	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1		00001011
XICON	External INT Control	C0	0~F	INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2	00000000
XICFG	Ext. INT. Configured	C1	0~F	INT1IS1	INT1IS0	INT0IS1	INT0IS0	X3FLT	X2FLT	X1FLT	X0FLT	00000000
AUXR4	Auxiliary Register 4	C2	0	I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0	00000000
AUXR5	Auxiliary Register 5	C2	1	0	0	0	0	0	0	0	S0PS0	00000000
ADCFG2	ADC Configuration 2	C2	2	SHT.7	SHT.6	SHT.5	SHT.4	SHT.3	SHT.2	SHT.1	SHT.0	00000000

		ADDB	BACE	PAGE BIT ADDRESS AND SYMBOL R							RESET	
SYMBOL	DESCRIPTION	(HEX)	_	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
ADCFG3	ADC Configuration 3	C2	3	ADPS1	ADPS0	ADHS	ADCKS3	0	ARES0	0	0	01000100
	P1 Pull-Up Control	C2	4	P1PUC.7	P1PUC.6	P1PUC.5	P1PUC.4	P1PUC.3	P1PUC.2	P1PUC.1		00000000
	P2 Pull-Up Control	C2	5		P2PUC.6		P2PUC.4					00000000
P4PUC	P4 Pull-Up Control	C2	6	P4PUC.7	0		P4PUC.4	0	0	P4PUC.1		00000000
	P6 Pull-Up Control	C2	7	0	0	0	0	0	0	P6PUC.1		00000000
	ADC Configuration 0	C3	0~F		ADCKS1		ADRJ	0	VRS0	ADTM1	ADTM0	00000000
	ADC Control 0 ADC Data Low	C4 C5	0~F 0~F	ADCEN ADCV.3	0 ADCV.2	CHS3 ADCV.1	ADCI ADCV.0	ADCS 0	CHS2 0	CHS1 0	CHS0	00000000
	ADC Data High	C6	0~F		ADCV.2	ADCV.1	ADCV.0	ADCV.7	ADCV.6	ADCV.5	ADCV.4	00000000
	Clock Control 0	C7	0~F	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000
T2CON	Timer 2 Control Reg.	C8	0~F	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00000000
	Timer 2 mode Reg.	C9	0~F	0	0	T2EXH	T2X12	0	CPAZ	T2OE	DCEN2	00000000
	Timer2 Capture Low	CA	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	Timer2 Capture High	СВ	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL2	Timer Low 2	CC	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH2	Timer High 2	CD	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	CL Reload register CH Reload register	CE CF	0~F 0~F	.7 .7	.6 .6	.5 .5	.4 .4	.3 .3	.2	.1 .1	.0	00000000
PSW	Program Status Word	D0	0~F	CY	AC	.5 F0	RS1	RS0	OV	F1	.0 P	00000000
	TWI0 Address Reg.	D1	0~F	.7	.6	.5	.4	.3	.2	.1	GC	00000000
	TWI1 Address Reg.	D1	1	.7	.6	.5 .5	.4	.3	.2	.1	GC1	00000000
	TWI0 Data Reg.	D2	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	TWI1 Data Reg.	D2	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	TWI0 Status Reg.	D3	0	.7	.6	.5	.4	.3	.2	.1	.0	11111000
	TWI1 Status Reg.	D3	1	.7	.6	.5	.4	.3	.2	.1	.0	11111000
	TWI0 Control Reg.	D4	0	CR2	ENSI	STA	STO	SI	AA	CR1	CR0	00000000
SI1CON	TWI1 Control Reg.	D4	1	CR21	ENSI1	STA1	STO1	SI1	AA1	CR11	CR01	00000000
	Keypad Pattern	D5	0~F	.7	.6	.5	.4	.3	.2	.1	.0	11111111
	Keypad Control Keypad Int. Mask	D6 D7	0~F 0~F	.7	.6	KBES .5	.4	.3	.2	PATNS .1	KBIF .0	00000001
	PCA Control Reg.	D8	0~F	CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	00000000
	PCA Mode Reg.	D9	0~F	CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF	00000000
	PCA Module0 Mode	DA	0	DTE0	ECOM0	CAPP0	CAPN0	MAT0	TOG0	PWM0	ECCF0	00000000
	PCA Module6 Mode	DA	1	BME6	0	0	0	0	0	PWM6	0	00000000
	PCA Module1 Mode	DB	0	0	ECOM1	CAPP1	CAPN1	MAT1	TOG1	PWM1	ECCF1	00000000
	PCA Module7 Mode	DB	1	0	0	0	0	0	0	PWM7	0	00000000
	PCA Module2 Mode	DC	0~F	DTE2	ECOM2	CAPP2	CAPN2	MAT2	TOG2	PWM2	ECCF2	00000000
CCAPM3	PCA Module 3 Mode	DD	0~F	0 DTF 4	ECOM3	CAPP3	CAPN3	MAT3	TOG3	PWM3	ECCF3	00000000
	PCA Module4 Mode PCA Module5 Mode	DE DF	0~F 0~F	DTE4 0	ECOM4 ECOM5	CAPP4 CAPP5	CAPN4 CAPN5	MAT4 MAT5	TOG4 TOG5	PWM4 PWM5	ECCF4 ECCF5	00000000
ACC	Accumulator	E0	0~F	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
	WDT Control register	E1	0~F	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000
	ISP Flash data	E2	0~F	.7	.6	.5	.4	.3	.2	.1	.0	11111111
	ISP Flash Addr. High	E3	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	ISP Flash Addr. Low	E4	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	ISP Mode Table	E5	0~F	0	0	0	0	MS.3	MS.2	MS.1	MS.0	00000000
	ISP Serial Command	E6	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	ISP Control Register Port 4	E7	0~F	ISPEN	SWBS	SWRST	CFAIL P4.4	0		 P4.1	 P4.0	00000000
	PCA base timer Low	<i>E</i> 8	0~F 0~F	P4.7 .7	.6	<i>P4.5</i> .5		.3	.2		.0	1x11xx11 00000000
	PCA module0 capture Low	EA	0~F 0	.7	.6	.5 .5	.4 .4	.3	.2	.1	.0	00000000
	PCA module6 capture Low	EA	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module1 capture Low	EB	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP7L	PCA module7 capture Low	EB	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module2 capture Low	EC	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module3 capture Low	ED	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module4 capture Low	EE	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module5 capture Low	EF EO	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	B Register PWM Additional Output	F0	0~F	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000
	Enable	F1	0~F	P470P4	P410P2	P400P2	P24OP2	P26OP4	P21OP0	P20OP0	P22OP0	00011001
	PCA PWM0 Mode	F2	0	P0RS1	P0RS0	P0PS2	P0PS1	P0PS0	POINV	ECAP0H	ECAP0L	00000000
	PCA PWM6 Mode	F2	1	P6RS1	P6RS0	P6PS2	P6PS1	P6PS0	P6INV	ECAP6H		00000000
PCAPWM1	PCA PWM1 Mode	F3	0	P1RS1	P1RS0	P1PS2	P1PS1	P1PS0	P1INV	ECAP1H	ECAP1L	00000000
	PCA PWM7 Mode	F3	1	P7RS1	P7RS0	P7PS2	P7PS1	P7PS0	P7INV	ECAP7H		00000000
	PCA PWM2 Mode	F4	0~F	P2RS1	P2RS0	P2PS2	P2PS1	P2PS0	P2INV	ECAP2H		00000000
	PCA PWM3 Mode	F5	0~F	P3RS1	P3RS0	P3PS2	P3PS1	P3PS0	P3INV	ECAP3H		00000000
	PCA PWM4 Mode	F6	0~F	P4RS1	P4RS0	P4PS2	P4PS1	P4PS0	P4INV	ECAP4H	ECAP4L	00000000
	PCA PWM5 Mode	F7	0~F	P5RS1	P5RS0	P5PS2	P5PS1	P5PS0	P5INV	ECAP5H	ECAP5L	00000000
	Port 6	F8	0~F							P6.1	P6.0	<i>xxxxxx11</i>
CH	PCA base timer High	F9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000

MG82F5B32

SYMBOL	DESCRIPTION	ADDR	PAGE	BIT ADDRESS AND SYMBOL								RESET
STWIBUL	DESCRIPTION	(HEX)	(HEX)	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
CCAP0H	PCA Module0 capture High	FA	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP6H	PCA Module6 capture High	FA	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP1H	PCA Module1 capture High	FB	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP7H	PCA Module7 capture High	FB	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP2H	PCA Module2 capture High	FC	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP3H	PCA Module3 capture High	FD	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP4H	PCA Module4 capture High	FE	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP5H	PCA Module5 capture High	FF	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000

3.3. Auxiliary SFR Map (Page P)

MG82F5B32 has an auxiliary SFR page which is indexed by page P and the SFRs' write is a different way from standard 8051 SFR page. The registers in auxiliary SFR map are addressed by IFMT and SCMD like ISP/IAP access flow. Page P has 256 bytes space that can target to **7 physical bytes** and **8 logical bytes**. The **7** physical bytes include IAPLB, CKCON2, CKCON3, PCON3, SPCON0 and DCON0. The logical bytes include PCON0, PCON1, RTCCR, CKCON0, CKCON1, WDTCR, P4 and P6. Access on the 8 logical bytes gets the coherence content with the same SFR in Page 0~F.

Table 3-3. Auxiliary SFR Map (Page P)

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8	P6							
F0								
E8	P4							
E0		WDTCR						
D8								
D0								
C8								
C0								CKCON0
B8							RTCCR	CKCON1
В0								
A8							-	
Α0							-	
98							-	
90							-	PCON1
88							-	
80								PCON0
78								
70								
68								
60								
58								
50								
48	SPCON0				DCON0			
40	CKCON2	CKCON3			PCON2	PCON3		
38								
30								
28								
20								
18								
10								
08								
00				IAPLB				
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F

3.4. Auxiliary SFR Bit Assignment (Page P) Table 3–4. Auxiliary SFR Bit Assignment (Page P)

CVMDOL	DESCRIPTION	4 D D D			BIT AI	DDRESS	AND SY	MBOL			RESET
SYMBOL	DESCRIPTION	ADDK	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
Physical	Physical Bytes										
IAPLB	IAP Low Boundary	03H	IAPLB6	IAPLB5	IAPLB4	IAPLB3	IAPLB2	IAPLB1	IAPLB0	0	
CKCON2	Clock Control 2	40H	XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0	01010000
CKCON3	Clock Control 3	41H	LSCKS	RTCCS2	FWKP	WDTFS	MCKD1	MCKD0	MCDS1	MCDS0	0000010
PCON2	Power Control 2	44H	AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1	0000X1X1
PCON3	Power Control 3	45H	IVREN	0	0	0	0	0	0	0	00000000
SPCON0	SFR Page Control 0	48H	RTCCTL	P6CTL	P4CTL	WRCTL	CKCTL1	CKCTL0	PWCTL1	PWCTL0	00000000
DCON0	Device Control 0	4CH	HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE	10000011
Logical	Bytes										
	Power Control 0	87H	SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	00010000
PCON1	Power Control 1	97H	SWRF	EXRF	MCDF	RTCF		BOF1	BOF0	WDTF	000X000
RTCCR	RTC Control Register	BEH	RTCE	RTCO	RTCRL.5	RTCRL.4	RTCRL.3	RTCRL.2	RTCRL.1	RTCRL.0	00111111
CKCON1	Clock Control 1	BFH	XTOR	1	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0	00001011
CKCON0	Clock Control 0	C7H	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000
WDTCR	Watch-dog-timer Control register	E1H	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000
P4	Port 4	E8H	P4.7		P4.5	P4.4		-	P4.1	P4.0	1x11xx11
P6	Port 6	F8H						1	P6.1	P6.0	xxxxxx11

4. Pin Configurations

4.1. Package Instruction

Figure 4-1. LQFP32 Top View




Figure 4–2. **SOP28** Top View





Figure 4-3. SSOP20 Top View



4.2. Pin Description

Table 4–1. Pin Description

	IONIC PIN NUMBER 32-Pin 28-Pin 20-Pin		1/0		
MNEMONIC	32-Pin LQFP	28-Pin SSOP	20-Pin SSOP	TYPE	DESCRIPTION
P1.0	29	8	6	I/O	* Port 1.0.
(AINO)					* AIN0: ADC channel-0 analog input.
(T2)					* T2: Timer/Counter 2 external clock input.
(T2CKO) (TWI1_SCL)					* T2CKO: Timer 2 programmable clock output. * TWI1_SCL: serial clock of TWI1
(S1MI)					* S1MI: SPI Master Input on UART1.
P1.1	30	9	7	I/O	* Port 1.1.
(AIN1)			•	., 0	* AIN1: ADC channel-1 analog input.
(T2EX)					* T2EX: Timer/Counter 2 external control input.
(TWI1_SDA)					* TWI1_SDA: serial data of TWI1.
P1.2	31	10		I/O	* Port 1.2.
(AIN2)					* AIN2: ADC channel-2 analog input.
(RXD1) P1.3	32	11		I/O	* RXD1: UART1 serial input port. * Port 1.3.
(AIN3)	32	11		1/0	* AIN3: ADC channel-3 analog input.
(TXD1)					* TXD1: UART1 serial output port.
P1.4	1	12		I/O	* Port 1.4.
(AIN4)					* AIN4: ADC channel-4 analog input.
(nSS)					* nSS: SPI Slave select.
P1.5	2	13	8	I/O	* Port 1.5.
(AIN5) (MOSI)					* AIN5: ADC channel-5 analog input. * MOSI: SPI master out & slave in.
P1.6	3	14	9	I/O	* Port 1.6.
(AIN6)	3	17	3	1/0	* AIN6: ADC channel-6 analog input.
(MISO)					* MISO: SPI master in & slave out.
P1.7	4	15	10	I/O	* Port 1.7.
(AIN7)					* AIN7: ADC channel-7 analog input.
(SPICLK)					* SPICLK: SPI clock, output for master and input for slave.
P2.0	22	3		I/O	* Port 2.0.
(PWM6)					* PWM6: PCA module-6 PWM6 output.
(KBI0) P2.1	23	4		I/O	* KBI0: keypad input 0. * Port 2.1.
(ECI)	23	4		1/0	* ECI: PCA external clock input.
(PWM7)					* PWM7: PCA module-7 PWM7 output.
(KBI1)					* KBI1: keypad input 1.
P2.2	5	16	11	I/O	* Port 2.2.
(CEX0)					* CEX0: PCA module-0 external I/O.
(KBI4)				1/0	* KBI4: keypad input 4.
P2.3 (CEX1)	6			I/O	* Port 2.3. * CEX1: PCA module-1 external I/O.
(KBI5)					* KBI5: keypad input 5.
P2.4	7	17	12	I/O	* Port 2.4.
(CEX2)				., 0	* CEX2: PCA module-2 external I/O.
(KBI6)					* KBI6: keypad input 6.
P2.5	24			I/O	* Port 2.5.
(CEX3)					* CEX3: PCA module-3 external I/O.
(KBI2) P2.6	0	40		1/0	* KBI2: keypad input 2.
(CEX4)	8	18		I/O	* Port 2.6. * CEX4: PCA module-4 external I/O.
(KBI7)					* KBI7: keypad input 7.
P2.7	25			I/O	* Port 2.7.
(CEX5)					* CEX5: PCA module-5 external I/O.
(KBI3)					* KBI3: keypad input 3.
P3.0	9	19	13	I/O	* Port 3.0.
(RXD0)					* RXD0: UART0 serial input port.
P3.1	10	20	14	I/O	* Port 3.1.
(TXD0)	14			1/0	* TXD0: UART0 serial output port.
P3.2 (nINT0)	11			I/O	* Port 3.2. * nINT0: external interrupt 0 input.
(SOMI)					* SOMI: SPI Master Input on UARTO.
P3.3	12	21	15	I/O	* Port 3.3.
(nINT1)					* nINT1: external interrupt 1 input.

P3.4	13	22	16	I/O	* Port 3.4.
(T0)					* T0: Timer/Counter 0 external input.
(T0CKO)					* T0CKO: Timer 0 programmable clock output.
P3.5	14	23	17	I/O	* Port 3.5.
(T1)					* T1: Timer/Counter 1 external input.
(T1CKO)					* T1CKO: Timer 1 programmable clock output.
(S1CKO)					* S1CKO: S1BRT programmable clock output.
P4.0	15	24		I/O	* Port 4.0.
(TWI0_SCL)					* TWI0_SCL: serial clock of TWI0.
P4.1	16	25		I/O	* Port 4.1.
(TWI0_SDA)					* TWI0_SDA: serial data of TWI0.
P4.4	18	27	19	I/O	* Port 4.4.
(nINT2)					* nINT2: external interrupt 2 input.
(BEEP)					* BEEP: Beeper output.
(OCD_SCL)					* OCD_SCL: OCD interface, serial clock.
P4.5	19	28	20	I/O	* Port 4.5.
(nINT3)					* nINT3: external interrupt 3 input.
(RTCKO)					* RTCKO: RTC programmable clock output.
(OCD_SDA)					* OCD_SDA: OCD interface, serial data.
P6.0	21	2	2	I/O	* Port 6.0.
(XTAL2)				0	* XTAL2: Output of on-chip crystal oscillating circuit.
(ECKI)				1	* ECKI: In external clock input mode, this is clock input pin.
(ICKO)				0	* ICKO: Enable IHRCO/ILRCO output.
P6.1	20	1	1	I/O	* Port 6.1.
(XTAL1)				ı	* XTAL1: Input of on-chip crystal oscillating circuit.
RST	17	26	18	I	* RST: External RESET input, high active.
(P4.7)				0	* Port 4.7 output only.
					Note: When P4.7/RST use as port pin, it is not suggest to program it
					as Input to avoid MCU is locked in reset in bootup period when level
				<u> </u>	high send into this pin.
Vcap	27	6	4	I/O	* Vcap: Internal LDO should add output capacitor for voltage stabilize.
					Connect 0.1uF and 4.7uF to VSS.
VDD	28	7	5	Р	Power supply input.
VSS	26	5	3	G	Ground, 0 V reference.

4.3. Alternate Function Redirection

Many I/O pins, in addition to their normal I/O function, also serve the alternate function for internal peripherals. For the peripherals Keypad interrupt, PCA, SPI, UART0, UART1, TWI0/I2C0 and TWI1/I2C1, Port 1, Port 2, Port 3 and Port 4 serve the alternate function in the default state. However, the user may set the corresponding control bits in AXUR0~AUXR5 to serve their alternate function on the relocated ports.

AUXR0: Auxiliary Register 0

SFR Page $= 0 \sim F$

SFR Address = 0xA1RESET = 0000-0000

7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	TOXL	P4FS1	P4FS0	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC1~0	P60 function	I/O mode
0 0	P60	By P6M0.0
0 1	MCK	By P6M0.0
1 0	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

RESET = 0000-0000

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit 3~2: P4.4 and P4.5 alternated function selection.

P4FS1~0	P4.4	P4.5
0 0	P4.4	P4.5
0 1	RXD0	TXD0
1 0	T0/T0CKO	T1/T1CKO
11	T2EX	T2/T2CKO

AUXR1: Auxiliary Control Register 1

= 0xA2

SFR Page = 0~F

SFR Address

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4
0	P2.6, P2.4, P2.3, P2.2
1	P1.3, P1.2, P1.1, P1.0

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.

P3KBIL	KBI.3~0
0	P2.7, P2.5, P2.1, P2.0
1	P3.5, P3.4, P3.1, P3.0

Bit 5: P4SPI. SPI interface on P4.1~P4.0 and P2.1~P2.0.

- ,				
P4SPI	nSS	MOSI	MISO	SPICLK
0	P1.4	P1.5	P1.6	P1.7
1	P2.0	P2.1	P4.1	P4.0

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX (AUXR1.1) is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5. S1MI is the SPI serial data input of the S1 Mode 4 (SPI master).

P3S1MI	S1MI
0	P1.0
1	P3.5

Bit 2: P6TWI, TWI0/I2C0 function on P6. The function is valid when P60OC[1:0] is equal to "00".

P6TWI	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

Bit 1: P3CEX, CEX5, CEX3 and CEX1 function on P3.5, P3.4 and P3.3.

P3CEX	CEX5	CEX3	CEX1	
0	P2.7	P2.5	P2.3	
1	P3.5	P3.4	P3.3	

AUXR2: Auxiliary Register 2

SFR Page = $0 \sim F$ SFR Address = $0 \times A3$

RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

INT3IS1~0	nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	nINT2
00	P4.4
01	P2.0
10	P1.4
11	P6.1

AUXR3: Auxiliary Register 3

SFR Page = $0 \sim F$

SFR Address = 0xA4 RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: P1S0MI, S0MI function on P1.6.

P1S0MI	SOMI
0	P3.2
1	P1.6

Bit 1: P3ECI, ECI function on P3.2.

SECI, ECITURICION ON F3.2.					
P3ECI	ECI				
0	P2.1				
1	P3.2				

Bit 0: P3TWI1, TWI1/I2C1 function on P3. TWI1PS1 is located on AUXR4.2.

TWI1PS1, P3TWI1	TWI1_SCL	TWI1_SDA		
0 0	P1.0	P1.1		
0 1	P3.0	P3.1		
1 0	P3.1	P3.0		
1 1	TWI0_SCL	TWI0_SDA		

AUXR4: Auxiliary Register 4

SFR Page = 0 only

SFR Address = 0xC2 RESET = 0000-0000

	7	6	5	4	3	2	1	0
Γ	I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: TWI1PS1, TWI1 pin Selection 1. (Its function is illustrated at AUXR3.0, P3TWI1)

Bit 1: T2EXS0, Timer 2 capture source Selection 0.

	I .
T2EXS0	Timer 2 Capture Source
0	T2EX pin
1	ILRCO

Bit 0: C0PS0, PCA0 CEX4 Port pin Selection 0.

C0PS0	CEX4
0	P2.6
1	P1.7

AUXR5: Auxiliary Register 5

SFR Page = 1 only

SFR Address	= 0xC2	RESET = 0000-0000					
7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	S0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: S0PS0, Serial Port 0 pin Selection 0.

S0PS~0	RXD0	TXD0		
0	P3.0	P3.1		
1	P3.1	P3.0		

XICFG: External Interrupt Configured Register

SFR Page = 0~F

SFR Address = 0xC1 RESET = 0000-0000

Of 11 / taares	3 - 0/01			112021 = 0000 0000			
7	6	5	4	3	2	1	0
INT1IS.1	INT1IS.0	INT0IS.1	INT0IS.0	X3FLT	X2FLT	X1FLT	X0FLT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT1IS.1~0, nINT1 input selection bits which function is defined as following table.

INT1IS.1~0	Selected Port Pin of nINT1
00	P3.3
01	P3.1
10	P1.7
11	P4.1

Bit 5~4: INT0IS.1~0, nINT0 input selection bits which function is defined as following table.

INT0IS.1~0	Selected Port Pin of nINT0
00	P3.2
01	P3.0
10	P1.6
11	P4.0

0

R/W

5. 8051 CPU Function Description

5.1. CPU Register

PSW: Program Status Word

SFR Page $= 0 \sim F$ SFR Address 0xD0 RESET = 0000-00006 5 4 3 0 7 2 RS1 RS0 OV Р AC F₀ F1 R/W R/W R/W R/W R/W R/W R/W R/W

CY: Carry bit.

AC: Auxiliary carry bit.

F0: General purpose flag 0.

RS1: Register bank select bit 1.

RS0: Register bank select bit 0.

OV: Overflow flag.

F1: General purpose flag 1.

P: Parity bit.

The program status word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown above, resides in the SFR space. It contains the Carry bit, the Auxiliary Carry(for BCD operation), the two register bank select bits, the Overflow flag, a Parity bit and two user-definable status flags.

The Carry bit, other than serving the function of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in Section "6.2 On-Chip Data RAM". A number of instructions refer to these RAM locations as R0 through R7.

The Parity bit reflects the number of 1s in the Accumulator. P=1 if the Accumulator contains an odd number of 1s and otherwise P=0.

SP: Stack Pointer

SFR Page $= 0 \sim F$ SFR Address = 0x81RESET = 0000-01117 6 5 4 3 2 0 SP.7 SP.6 SP.4 SP.2 SP.1 SP.0 SP.5 SP.3 R/W R/W R/W R/W R/W R/W R/W R/W

The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to 0x07 after reset.

DPL: Data Pointer Low

 $= 0 \sim F$

R/W

SFR Page

SFR Address = 0x82RESET = 0000-00007 6 5 4 3 2 DPL.7 DPL.6 DPL.5 DPL.4 DPL.3 DPL.2 DPL.1 DPL.0

R/W

R/W

The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

R/W

R/W

R/W

DPH: Data Pointer High

SFR Page = 0~F

SFR Address = 0x83								
	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
	R/W							

The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

ACC: Accumulator

SFR Address = $0xE0$ RESET = $0000-0000$							
7	6	5	4	3	2	1	0
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register is the accumulator for arithmetic operations.

B: B Register

SFR Page = $0 \sim F$ SFR Address = $0 \times F$

SFR Address = $0xF0$ RESET = $0000-0000$							
7	6	5	4	3	2	1	0
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register serves as a second accumulator for certain arithmetic operations.

5.2. CPU Timing

The MG82F5B32 is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that has an 8051 compatible instruction set, and executes instructions in 1~7 clock cycles (about 6~7 times the rate of a standard 8051 device). It employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. The instruction timing is different than that of the standard 8051.

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the 1T-80C51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles. For more detailed information about the 1T-80C51 instructions, please refer section "33 Instruction Set"

5.3. CPU Addressing Mode

Direct Addressing(DIR)

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal data RAM and SFRs can be direct addressed.

Indirect Addressing(IND)

In indirect addressing the instruction specified a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected bank, or the Stack Pointer.

The address register for 16-bit addresses can only be the 16-bit data pointer register – DPTR.

Register Instruction(REG)

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the op-code of the instruction. Instructions that access the registers this way are code efficient because this mode eliminates the need of an extra address byte. When such instruction is executed, one of the eight registers in the selected bank is accessed.

Register-Specific Instruction

Some instructions are specific to a certain register. For example, some instructions always operate on the accumulator or data pointer, etc. No address byte is needed for such instructions. The op-code itself does it.

Immediate Constant(IMM)

The value of a constant can follow the op-code in the program memory.

Index Addressing

Only program memory can be accessed with indexed addressing and it can only be read. This addressing mode is intended for reading look-up tables in program memory. A 16-bit base register (either DPTR or PC) points to the base of the table, and the accumulator is set up with the table entry number. Another type of indexed addressing is used in the conditional jump instruction.

In conditional jump, the destination address is computed as the sum of the base pointer and the accumulator.

6. Memory Organization

Like all 80C51 devices, the MG82F5B32 has separate address spaces for program and data memory. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by the 8-bit CPU.


Program memory (ROM) can only be read, not written to. There can be up to **32K** bytes of program memory. In the **MG82F5B32**, all the program memory are on-chip Flash memory, and without the capability of accessing external program memory because of no External Access Enable (/EA) and Program Store Enable (/PSEN) signals designed.

Data memory occupies a separate address space from program memory. In the MG82F5B32, there are 256 bytes of internal scratch-pad RAM and 1792 bytes of on-chip expanded RAM (XRAM).

6.1. On-Chip Program Flash

Program memory is the memory which stores the program codes for the CPU to execute, as shown in Figure 6–1. After reset, the CPU begins execution from location 0000H, where should be the starting of the user's application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the program memory. Each interrupt is assigned a fixed location in the program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.




6.2. On-Chip Data RAM

Figure 6–2 shows the internal and external data memory spaces available to the **MG82F5B32** user. Internal data memory can be divided into three blocks, which are generally referred to as the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal data memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addresses higher than 7FH access the SFR space; and indirect addresses higher than 7FH access the upper 128 bytes of RAM. Thus the SFR space and the upper 128 bytes of RAM occupy the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 80C51 devices as mapped in Figure 6–3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing.

Figure 6–4 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.







Figure 6-4. SFR Space



6.3. On-chip expanded RAM (XRAM)

To access the on-chip expanded RAM (XRAM), refer to Figure 6–2, the **1792** bytes of XRAM (0000H to **06FFH**) are indirectly accessed by move external instruction, "MOVX @Ri" and "MOVX @DPTR". For KEIL-C51 compiler, to assign the variables to be located at XRAM, the "pdata" or "xdata" definition should be used. After being compiled, the variables declared by "pdata" and "xdata" will become the memories accessed by "MOVX @Ri" and "MOVX @DPTR", respectively. Thus the **MG82F5B32** hardware can access them correctly.

6.4. Declaration Identifiers in a C51-Compiler

The declaration identifiers in a C51-compiler for the various MG82F5B32 memory spaces are as follows:

data

128 bytes of internal data memory space (00h~7Fh); accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

idata

Indirect data; 256 bytes of internal data memory space (00h~FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the data area and the 128 bytes immediately above it.

sfr

Special Function Registers; CPU registers and peripheral control/status registers, accessible only via direct addressing.

xdata

External data or on-chip eXpanded RAM (XRAM); duplicates the classic 80C51 64KB memory space addressed via the "MOVX @DPTR" instruction. The **MG82F5B32** has **1792** bytes of on-chip xdata memory.

pdata

Paged (256 bytes) external data or on-chip eXpanded RAM; duplicates the classic 80C51 256 bytes memory space addressed via the "MOVX @Ri" instruction. The **MG82F5B32** has 256 bytes of on-chip pdata memory which is shared with on-chip xdata memory.


code

32K bytes of program memory space; accessed as part of program execution and via the "MOVC @A+DTPR" instruction. The **MG82F5B32** has **32K** bytes of on-chip code memory.

7. Dual Data Pointer Register (DPTR)

The dual DPTR structure as shown in Figure 7–1 is a way by which the chip can specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS (AUXR1.0) that allows the program code to switch between them.

Figure 7–1. Dual DPTR



DPTR Instructions

The six instructions that refer to DPTR currently selected using the DPS bit are as follows:

INC DPTR ; Increments the data pointer by 1

MOV DPTR,#data16; Loads the DPTR with a 16-bit constant
MOV A,@A+DPTR; Move code byte relative to DPTR to ACC
MOVX A,@DPTR; Move external RAM (16-bit address) to ACC
MOVX @DPTR,A; Move ACC to external RAM (16-bit address)

JMP @A+DPTR ; Jump indirect relative to DPTR

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$

SFR Address	s = 0xA2		RESET = 0000-0000				
7	6	5	4	3	2	1	0
0 1 1 0	DOLODII	1	0	0 0 0	1	DOOLY)

 P1KBIH
 P3KBIL
 P4SPI
 P3S1
 P3S1MI
 P6TWI
 P3CEX
 DPS

 R/W
 R/W
 R/W
 R/W
 R/W
 R/W
 R/W
 R/W

Bit 0: DPS, DPTR select bit. Use to switch between DPTR0 and DPTR1.

0: Select DPTR0.

1: Select DPTR1.

DPS	Selected DPTR
0	DPTR0
1	DPTR1

DPL: Data Pointer Low

SFR Page = $0 \sim F$ SFR Address = 0×82

SI IT Addres	5 - 0.02	KLSL1 = 0000-0000					
7	6	5	4	3	2	1	0
DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
D/M	D/M	DAM	D/M	D ///	D/M/	D/M	D/M

The DPL is the low byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

PESET - 0000-0000

DPH: Data Pointer High

SFR Page = 0~F SFR Address = 0x83 RESET =

SEK Addres	FR Address = 0x63 RESET = 0000-0000						
7	6	5	4	3	2	1	0
DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The DPH is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

8. System Clock

There are four clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. Figure 8–1 shows the structure of the system clock in MG82F5B32.

The MG82F5B32 always boots from IHRCO on 12MHz and reserves crystal pads as P6.0/P6.1 GPIO function. Software can select the OSCin input on one of the four clock sources application required and switches them on the fly. But software needs to settle the clock source stably before clock switching. If software selects external crystal mode, port pin of P6.0 and P6.1 will be assigned to XTAL2 and XTAL1. And P6.0/P6.1 GPIO function will be inhibited. In external clock input mode (ECKI), the clock source comes from P6.0 input and P6.1 still reserves GPIO function.

After set XTALE (CKCON2.5) to enable external crystal oscillating, XTOR (CKCON1.7) will be set by hardware to indicate the crystal oscillating is stable for software to switch the OSCin on it. XTOR is read only. MCU must poll this bit before switching the crystal oscillator as system clock source.

The built-in IHRCO provides two kinds of frequency for software selected. Another frequency is 11.059MHz by software setting AFS on CKCON0.7. Both of 12MHz and 11.059 MHz in IHRCO provide high precision frequency for system clock source. To find the detailed IHRCO performance, please refer Section "32.5 IHRCO Characteristics". In IHRCO or ILRCO mode, P6.0 can be configured to internal *MCK* output or *MCK*/2 and *MCK*/4 for system application.

The built-in ILRCO provides the low power and low speed frequency about 32KHz to WDT and system clock source. MCU can select the ILRCO to system clock source by software for low power operation. To find the detailed IHRCO performance, please refer Section "32.6 ILRCO Characteristics". In ILRCO mode, P6.0 can be configured to internal *MCK* output or *MCK*/2 and *MCK*/4 for system application.

The MG82F5B32 device includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. CKM applied in MG82F5B32 is shown in Figure 8–1 and its typical input frequency is around 6MHz. Before enable CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the reasonable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 times frequency of CKMI and setting MCKS1~0 (CKCON2.3~2) selects different CKM outputs to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section "32.7 CKM Characteristics".

The system clock, SYSCLK, is obtained from one of these four clock sources through the clock divider, as shown in Figure 8–1. The user can program the divider control bits SCKS2~SCKS0 (in CKCON0 register) to get the desired system clock.

8.1. Clock Structure

Figure 8-1 presents the principal clock systems in the MG82F5B32. The initial oscillator source of CPUCLK is set to IHROC 12MHz. It can use the combinations of the clock multiplier and divider for different frequencies. The maximum CPUCLK is as following:

- External clock input mode: Up to 12MHz @ 2.0V 5.5V; Up to 25MHz @ 2.4V 5.5V
- CPU up to 12MHz @ 1.8V 5.5V; Up to 25MHz @ 2.2V 5.5V
- CPU up to 32MHz @ 2.7V -5.5V with on-chip CKM

If the applications need higher performance, then HSE (DCON0 Bit 7) needs to be set when CPUCLK > 6MHz. Moreover, if needs ultra-high CPUCLK>25MHz, then HSE1 needs to be set.


The system clock can be sourced by the external oscillator circuit or either internal oscillator. It maximum frequency is 50MHz. Please note, when using Clock Multiplier (CKM) to raise the MCK frequency to get higher SYSCLK, the CPUCLK will be also changed. It is need to set CCKS to slow down CPUCLK before raise MCK frequency to avoid CPUCLK over clock (CPUCLK needs to lower then 25MHz or 32MHz).

The clock module also provides two more clock source for high speed PCA applications.

CKMIS[1:0] (CKCON0.5-4)

MCKDO: Up to 50MHz CKMIX16: Up to 100MHz

Figure 8–1. System Clock



8.2. Clock Source Switching

There are four clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. Figure 8-1 shows the structure of the system clock in MG82F5B32. The MG82F5B32 always boots from IHRCO on 12MHz. OSCS[1:0] are used to select the clock source by software setting, but the software need to wait until the clock be settle before switch the clock source.

MCKD[1:0]

00: PCK = MCK (default) 01: PCK = MCK/2

P60OC[1:0]

8.3. On-chip CKM (PLL)

The MG82F5B32 includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. It is shown in Figure 8–1 and its typical input frequency is around 6MHz. Before enable CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the suitable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 times frequency of CKMI and setting MCKS1~0 (CKCON2.3~2) selects different CKM outputs on MCK to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section "32.7 CKM Characteristics").

8.4. Missing Clock Detection (MCD)

When using the external crystal oscillator as the clock source, it can be monitored by the missing clock detector MCD to notify if the crystal is out of function. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. PCON1 Bit 5, MCDF, Missing Clock Detection (MCD) flag set by hardware to detect a Missing-Clock event on external crystal oscillating input. Writing "1" on this bit will clear MCDF. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again. In default, the MCD event will trigger a system reset. If user won't apply this function, clear MCDRE to disable the reset function.

8.5. Fast wake-up for XTAL mode

Normally the settle time of the external crystal is 0.6ms ~ 2ms (depends on the applications). The MCU stable time is 200us and is fast then crystal. It can be used to speed up the wake-up time for XTAL mode. Under XTAL mode, user can switch the OSCin from XTAL to IHRCO before the system go into Power-Down Mode.

How to Program with Fast wake-up function for XTAL mode

- · Set IHRCOE (CKCON2.4) to "1" to enable IHRCO.
- delay 32us to wait IHRCO working stable
- Program OSCS[1:0] (CKCON2.1~0) to "00" to select IHRCO as clock source
- NOP x 10
- Set XTALE (CKCON2.5) to "0" to disable external crystal oscillating circuit.
- MCU enter power down
-
- MCU wake up
- · Set XTALE (CKCON2.5) to "1" to enable external crystal oscillating circuit.
- Poll XTOR (CKCON1.7) to "1" to wait external crystal oscillating ready.
- Program OSCS[1:0] (CKCON2.1~0) to "01" to select XTAL as clock source
- NOP x 10
- · Set IHRCOE (CKCON2.4) to "0" to disable IHRCO.
- Continue program execution.......

8.6. Wake-up clock from CKM

When enable CKM circuit, it needs *100us* to output stable frequency, within this uncertain frequency period, the input of the MCK needs to keep MCKS on OSCin to guarantee system's satiability. Please reference the following procedure:

How to Program to Support wake-up with clock from CKM

- Program MCKS[1:0] (CKCON2.3~2) to "00" to select non-CKM output as clock source
- · MCU enters power down
-
- MCU wakes up
- · delay 100us to wait CKM working stable.
- Modify MCKS[1:0] (CKCON2.3~2) to select CKM output as clock source
- Continue program execution......

8.7. Clock Register

CKCON0: Clock Control Register 0

SFR Page = $0 \sim F \& P$ SFR Address = $0 \times C7$

dress	s = 0xC7		RESET =	0001-0000

7	6	5	4	3	2	1	0
AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AFS, Alternated Frequency Selection.

0: Select IHRCO on 12MHz.

1: Select IHRCO on 11.059MHz.

Bit 6: ENCKM, Enable clock multiplier (X8)

0: Disable the X8 clock multiplier.

1: Enable the X8 clock multiplier.

Bit 5~4: CKMIS1~0, Clock Multiplier Input Selection.

CKMIS1~0	Clock Multiplier Input Selection
0 0	OSCin/1 (when OSCin 5 ~ 6.5MHz)
0 1	OSCin/2 (when OSCin 10 ~ 13MHz)
1 0	OSCin/4 (when OSCin 20 ~ 26MHz)
11	Reserved.

Bit 3: CCKS, CPU Clock Select.

0: Select CPU Clock as SYSCLK.

1: Select CPU Clock as SYSCLK/2.

Bit 2~0: SCKS2~0, programmable System Clock Selection.

SCKS2~0	System Clock
000	MCKDO/1
0 0 1	MCKDO/2
010	MCKDO/4
011	MCKDO/8
100	MCKDO/16
101	MCKDO/32
110	MCKDO/64
111	MCKDO/128

CKCON1: Clock Control Register 1

SFR Page = $0 \sim F \& P$

SFR Address	= 0xBF				RESET =	0000-1011	
7	6	5	4	3	2	1	0
XTOR	0	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0
R	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: XTOR, Crystal Oscillating Ready. Read Only.

0: Crystal Oscillating not Ready.

1: Crystal Oscillating Ready. When XTALE is enabled, XTOR reports the crystal oscillator reached start-up count.

Bit 6: Reserved. Software must write "0" on this bit when CKCON1 is written.

Bit 5~0: This is set the OSCin frequency value to define the time base of ISP/IAP programming. Fill with a proper value according to OSCin, as listed below.

 $[XCKS5\sim XCKS0] = OSCin - 1$, where OSCin=1~25 (MHz).

For examples,

- (1) If OSCin=12MHz, then fill [XCKS5~XCKS0] with 11, i.e., 00-1011B.
- (2) If OSCin=6MHz, then fill [XCKS5~XCKS0] with 5, i.e., 00-0101B.

OSCin	XCKS[5:0]
1MHz	00-0000
2MHz	00-0001
11MHz	00-1010
12MHz	00-1011
24MHz	01-0111
25MHz	01-1000

The default value of XCKS= 00-1011 for OSCin= 12MHz.

CKCON2: Clock Control Register 2

SFR Page = P Only

SFR Address = 0x40RESET = 0101-00006 5 4 3 0 XTGS0 **IHRCOE** MCKS1 MCKS0 OSCS₁ OSCS0 XTGS1 XTALE R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~6: XTGS10, OSC Driving control Register.

XTGS1~0	Gain Define	Applied Crystal
0 0	Low Gain	32.768KHz
0 1	Medium Gain	2MHz ~ 25MHz
1 0	Lower Gain	32.768KHz
1 1	Reserved	Reserved

Bit 5: XTALE, external Crystal (XTAL) Enable.

- 0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1.
- 1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software pools the XTOR (CKCON1.7) **true** to indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

- 0: Disable internal high frequency RC oscillator.
- 1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

Bit 3~2: MCKS1~0, MCK Source Selection.

MCKS1~0	MCK Source Selection	OSCin =12MHz CKMIS = "01"	OSCin =11.059MHz CKMIS = "01"
0 0	OSCin	12MHz	11.059MHz
0 1	CKMI x 4 (ENCKM =1)	24MHz	22.118MHz
1 0	CKMI x 5.33 (ENCKM =1)	32MHz	29.491MHz
11	CKMI x 8 (ENCKM =1)	48MHz	44.236MHz

Note: It needs to set ENCKM = 1 to enable CKM.

Note: Needs to be careful of the limitation of CPUCLK and SYSCLK. Needs to use SCKS[2:0] and CCKS to choose proper range of CPUCLK and SYSCLK to not exceed the limitation. CPUCLK ≤ 32MHz, SYSCLK ≤ 50MHz.

Bit 1~0: OSCS1~0, OSCin Source selection.

OSCS1~0	OSCin source Selection
0 0	IHRCO
0 1	XTAL
10	ILRCO
11	ECKI, External Clock Input (P6.0) as OSCin.

CKCON3: Clock Control Register 3

SFR Page = P SFR Address = 0x41

RESET = 0000-0010

7	6	5	4	3	2	1	0
LSCKS	RTCCS2	FWKP	WDTFS	MCKD1	MCKD0	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: LSCKS, Low Speed Clock Selection in RTC module.

0: Select P6.0 as the low speed clock source of RTC module.

1: Select ILRCO as the low speed clock source of RTC module.

Bit 6: RTCCS2, Combined RTCCS1~0 to select the RTC pre-scaler source.

Bit 5: FWKP, MCU Fast wake up control.

0: Select MCU for normal wakeup time about 120us from power-down mode.

1: Select MCU for fast wakeup time about 30us from power-down mode.

Bit 4: WDTFS. WDT overflow source selection.

0: Select WDT bit-8 overflow as WDT event source.

1: Select WDT bit-1 overflow as WDT event source.

Bit 3~2: MCKD1~0, MCK Divider Output selection.

MCKD1~0	MCKD1~0 MCKDO Frequency		if MCK = 48MHz	
0 0	MCKDO = MCK	MCKDO = 12MHz	MCKDO = 48MHz	
0 1	MCKDO = MCK/2	MCKDO = 6MHz	MCKDO = 24MHz	
1 0	1 0 MCKDO = MCK/4		MCKDO = 12MHz	
1 1	MCKDO = MCK/8	MCKDO = 1.5MHz	MCKDO = 6MHz	

Bit 1~0: MCDS1~0, Reserve for test.

AUXR0: Auxiliary Register 0

SFR Page = $0 \sim F$ SFR Address = $0 \times A1$

RESET = 0000-0000

7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	TOXL	P4FS1	P4FS0	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC1~0	P60 function	I/O mode
0 0	P60	By P6M0.0
0 1	MCK	By P6M0.0
1 0	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

PCON1: Power Control Register 1

SFR Page $= 0 \sim F \& P$ SFR Address = 0x97POR = 0000-00007 6 3 5 2 1 0 SWRF MCDF BOF BOF0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 5: MCDF, Missing Clock Detection flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

SFIE: System Flag Interrupt Enable Register

SFR Page = $0 \sim F$ SFR Address = $0 \times 8E$

POR = 0110-0000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	0	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

- 0: Disable MCD event to trigger a system Reset.
- 1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

- 0: Disable MCDF interrupt.
- 1: Enable MCD module and enable MCDF interrupt.

DCON0: Device Control Register 0

SFR Page = P Only

SFR Address = 0x4C POR = 1000-0011

7	6	5	4	3	2	1	0
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: HSE, High Speed operation Enable.

- 0: Select CPU running in lower speed mode ($F_{CPUCLK} \le 6MHz$) which is slow down internal circuit to reduce power consumption.
- 1: Enable CPU full speed operation if F_{CPUCLK} > 6MHz. Before select high frequency clock (> 6MHz) on CPUCLK, software must set HSE to switch internal circuit for high speed operation.

Bit 5: HSE1, High Speed operation Enable 1.

- 0: No function.
- 1: Enable MCU for ultra-high speed operation. ($F_{CPUCLK} > 25MHz$). It also needs to set HSE when use HSE1 = 1.

9. Watch Dog Timer (WDT)


9.1. WDT Structure

The Watch-dog Timer (WDT) is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 9-bit free-running counter, a 7-bit prescaler and a control register (WDTCR). Figure 9–1 shows the WDT structure in **MG82F5B32**.

When WDT is enabled, it derives its time base from the 32KHz ILRCO. The WDT overflow will set the WDTF on PCON1.0 which can be configured to generate an interrupt by enabled WDTFIE (SFIE.0) and enabled ESF (EIE1.3). The overflow can also trigger a system reset when WREN (WDTCR.7) is set. To prevent WDT overflow, software needs to clear it by writing "1" to the CLRW bit (WDTCR.4) before WDT overflows.

Once the WDT is enabled by setting ENW bit, there is no way to disable it except through power-on reset or page-p SFR over-write on ENW, which will clear the ENW bit. The WDTCR register will keep the previous programmed value unchanged after hardware (RST-pin) reset, software reset and WDT reset.

WREN, NSW and ENW are implemented to one-time-enabled function, only writing "1" valid in general SFR page. Page-P SFR Access on WDTCR can disable WREN, NSW and ENW, writing "0" on WDTCR.7~5. Please refer Section "9.4 WDT Register" and Section "28 Page P SFR Access" for more detail information.



9.2. WDT During Idle

In the Idle mode, the WIDL bit (WDTCR.3) determines whether WDT counts or not. Set this bit to let WDT keep counting in the Idle mode. If the hardware option NSWDT is enabled, the WDT always keeps counting regardless of WIDL bit.

9.3. WDT During Power Down (Auto Wake Up)

In the Power down mode, the ILRCO won't stop if the NSW (WDTCR.6) is enabled. The MUC enters Watch mode to behave an auto-wakeup function. That lets WDT keep counting even in Power down mode (Watch Mode). After WDT overflows, it will wake up the CPU from interrupt or reset by software configured.

9.4. WDT Register

WDTCR: Watch-Dog-Timer Control Register

SFR Page = $0 \sim F \& P$ SFR Address = $0 \times F1$

000	10000 1000	(0000 0000)
POR =	XXX0-XXXX	(0000-0000)

Of It / taaroo	1 011 = 70010 70001 (0000 0000)						
7	6	5	4	3	2	1	0
WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: WREN, WDT Reset Enable. The initial value can be changed by hardware option, WRENO.

- 0: The overflow of WDT does not set the WDT reset. The WDT overflow flag, WDTF, may be polled by software or trigger an interrupt.
- 1: The overflow of WDT will cause a system reset. Once WREN has been set, it can not be cleared by software in page 0~F. In page P, software can modify it to "0" or "1".

Bit 6: NSW. Non-Stopped WDT. The initial value can be changed by hardware option, NSWDT.

- 0: WDT stop counting while the MCU is in power-down mode.
- 1: WDT always keeps counting while the MCU is in power-down mode (Watch Mode) or idle mode. Once NSW has been set, it can not be cleared by software in page 0~F. In page P, software can modify it to "0" or "1".

Bit 5: ENW. Enable WDT.

- 0: Disable WDT running. This bit is only cleared by POR.
- 1: Enable WDT while it is set. Once ENW has been set, it can not be cleared by software in page 0~F. In Page P, software can modify it as "0" or "1".

Bit 4: CLRW. WDT clear bit.

- 0: Writing "0" to this bit is no operation in WDT.
- 1: Writing "1" to this bit will clear the 8-bit WDT counter to 000H. Note this bit has no need to be cleared by writing "0".Clear WDT to recount while it is set.

Bit 3: WIDL. WDT idle control.

- 0: WDT stops counting while the MCU is in idle mode.
- 1: WDT keeps counting while the MCU is in idle mode.

Bit 2~0: PS2 ~ PS0, select prescaler output for WDT time base input.

PS[2:0]	Prescaler	WDT Period	WDT Period	
P3[2.0]	Value	(WDTFS=0)	(WDTFS=1)	
0 0 0	1	16+0.125 ms	0.125+0.125 ms	
0 0 1	2	32+0.125 ms	0.25+0.125 ms	
0 1 0	4	64+0.125 ms	0.5+0.125 ms	
0 1 1	8	128+0.125 ms	1+0.125 ms	
1 0 0	16	256+0.125 ms	2+0.125 ms	
1 0 1	32	512+0.125 ms	4+0.125 ms	
1 1 0 64		1024+0.125 ms	8+0.125 ms	
1 1 1	128	2048+0.125 ms	16+0.125 ms	

CKCON3: Clock Control Register 3

SFR Page = P

SFR Address = 0x41 RESET = 0000-0010

J. 117 144 1555 5711								
	7	6	5	4	3	2	1	0
	LSCKS	RTCCS2	FWKP	WDTFS	MCKD1	MCKD0	1	0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: WDTFS. WDT overflow source selection.

0: Select WDT bit-8 overflow as WDT event source.

1: Select WDT bit-1 overflow as WDT event source.

PCON1: Power Control Register 1

SFR Page $= 0 \sim F \& P$ SFR Address = 0x97POR = 0000-00007 6 5 4 3 2 1 0 SWRF BOF BOF0 WDTF R/W R/W R/W R/W R/W R/W R/W R/W

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware when WDT overflows. Writing "1" on this bit will clear WDTF.

9.5. WDT Hardware Option

In addition to being initialized by software, the WDTCR register can also be automatically initialized at power-up by the hardware options WRENO, NSWDT, HWENW, HWWIDL and HWPS[2:0], which should be programmed by a universal Writer or Programmer, as described below.

If HWENW is programmed to "enabled", then hardware will automatically do the following initialization for the WDTCR register at power-up: (1) set ENW bit, (2) load WRENO into WREN bit, (3) load NSWDT into NSW bit, (4) load HWWIDL into WIDL bit, and (5) load HWPS[2:0] into PS[2:0] bits.

If both of HWENW and WDSFWP are programmed to "enabled", hardware still initializes the WDTCR register content by WDT hardware option at power-up. Then, any CPU writing on WDTCR bits will be inhibited except writing "1" on WDTCR.4 (CLRW), clear WDT, even though access through Page-P SFR mechanism.

WRENO:

- ☑: Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- ☐: Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

NSWDT: Non-Stopped WDT

- ☑: Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- □: Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

HWENW: Hardware loaded for "ENW" of WDTCR.

- ☑: Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- ☐: Disabled. WDT is not enabled automatically after power-on.

HWWIDL, HWPS2, HWPS1, HWPS0:

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

WDSFWP:


- ☑: Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- □: Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

10. Real-Time-Clock(RTC)/System-Timer

The MG82F5B32 has a simple Real-Time clock that allows a user to continue running an accurate timer while the rest of the device is powered-down. The Real-Time clock can be a wake-up or an interrupt source. The Real-Time clock is a 21-bit up counter comprised of a 14/15-bit prescaler and a 6-bit loadable up counter. When it overflows, the counter will be reloaded again and the RTCF flag will be set. The clock source for this prescaler has 3 selections, and needs to set {LSCKS, RTCCS[1:0]} to select one of source before enable RTC. Figure 10–1 shows the RTC structure in MG82F5B32.

The 32.768KHz crystal for the RTC module input will provide a programmable overflow period for 0.5S to 64S. The counter also provides a timer function with the clock derived from SYSCLK/12 or SYSCLK/2^15 for a short timer function or a long system timer function. The maximum overflow period for the system timer function is SYSCLK/2^21. The ILRCO provides the internal clock source for RTC module.

If the XTAL oscillator is used as the system clock, then the RTC still uses P6.0 input as its clock source. RTCO enables the RTC overflow output on port pin. Only power-on reset will reset the Real-Time clock and its associated SFRs to the default state.



megawin Version: 1.3B 49

10.1. RTC Register

RTCCR: Real-Time-Clock Control Register

SFR Page = Normal & Page P

SFR Address	= 0xBE	POR = 0011-					
7	6	5	4	3	2	1	0
RTCE	RTCO	RTCRL.5	RTCRL.4	RTCRL.3	RTCRL.2	RTCRL.1	RTCRL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: RTCE, RTC Enable.

0: Stop RTC Counter, RTCCT.

1: Enable RTC Counter and set RTCF when RTCCT overflows. When RTCE is set, CPU can not access RTCTM. RTCTM must be accessed in RTCE cleared.

Bit 6: RTCO, RTC Output enabled. The frequency of RTCKO is (RTC overflow rate)/2.

0: Disable the RTCKO output.

1: Enable the RTCKO output on P4.5.

Bit 5~0: RTCRL[5:0], RTC counter reload value register. This register is accessed by CPU and the content in the register is reloaded to RTCCT when RTCCT overflows.

RTCTM: Real-Time-Clock Timer Register

SFR Page = Normal SFR Address = 0xB6

R/W

POR = 0111-1111 6 5 4 3 0 RTCCT.5 RTCCT.2 RTCCS.1 RTCCS.0 RTCCT.4 RTCCT.3 RTCCT.1 RTCCT.0 R/W

Bit 7~6: RTCCS.1~0, RTC Clock Selection. Default is "01".

RTCCS[1:0]	Clock Source	RTC Interrupt Duration	Min. Step
0 0	P6.0/2^14	0.5S ~ 32S when P6.0 = 32768Hz	0.5S
0 1	P6.0/2^15	1S ~ 64S when P6.0 = 32768Hz	1S
1 0	SYSCLK/12	1us ~ 64us when SYSCLK = 12MHz	1us
1 1	SYSCLK/2^15	2.73ms ~ 174.72ms when SYSCLK = 12MHz	2.73ms

R/W

R/W

Bit 5~0: RTCCT[5:0], RTC counter register. It is a counter for RTC function or System Timer function by different clock source selection on RTCCS[1:0]. When the counter overflows, it sets the RTCF flag which shares the system flag interrupt when RTCFIE is enabled. The maximum RTC overflow period is 64 seconds.

CKCON3: Clock Control Register 3

SFR Page = P

SFR Address RESET = 0000-0010= 0x413 0 7 6 5 4 2 1 WDTFS LSCKS RTCCS2 FWKP MCKD0 0 1 R/W R/W R/W R/W R/W R/W

Bit 7: LSCKS, Low Speed Clock Selection in RTC module.

0: Select P6.0 as the low speed clock source of RTC module.

1: Select ILRCO as the low speed clock source of RTC module.

Bit 6: RTCCS2, Combined RTCCS1~0 to select the RTC pre-scaler source.

PCON1: Power Control Register 1

SFR Page = 0~F & P SFR Address = 0x97POR = 0000-00007 6 5 4 3 2 1 0 RTCF SWRF BOF1 BOF0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

SFIE: System Flag Interrupt Enable Register

= 0~F SFR Page

SFR Address = 0x8EPOR = 0110-0000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	0	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

0: Disable RTCF interrupt.

1: Enable RTCF interrupt. If enabled, RTCF will wake up CPU in Idle mode or power-down mode.

11. System Reset


During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector, 0000H, or ISP start address by OR setting. The **MG82F5B32** has eight sources of reset: power-on reset, external reset, software reset, illegal address reset, brown-out reset 0, brown-out reset 1, WDT reset and Missing-Clock-Detection reset. Figure 11–1 shows the system reset source in **MG82F5B32**.

The following sections describe the reset happened source and corresponding control registers and indicating flags.

11.1. Reset Source

Figure 11-1 presents the reset systems in the MG82F5B32 and all of its reset sources.

Figure 11-1. System Reset Source



11.2. Power-On Reset

Power-on reset (POR) is used to internally reset the CPU during power-up. The CPU will keep in reset state and will not start to work until the VDD power rises above the voltage of Power-On Reset. And, the reset state is activated again whenever the VDD power falls below the POR voltage. During a power cycle, VDD must fall below the POR voltage before power is reapplied in order to ensure a power-on reset

PCON0: Power Control Register 0

SFR Page SFR Addres	$= 0 \sim F \& 1$ s = 0x87	Р		POR = 0001-0000 RESET = 000X-0000				
7	6	5	4	3	2	1	0	
SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 4: POF0, Power-On Flag 0.

0: The flag must be cleared by software to recognize next reset type.

1: Set by hardware when VDD rises from 0 to its nominal voltage. POF0 can also be set by software.

The Power-on Flag, POF0, is set to "1" by hardware during power up or when VDD power drops below the POR voltage. It can be clear by firmware and is not affected by any warm reset such as external reset, Brown-Out reset, software reset (ISPCR.5) and WDT reset. It helps users to check if the running of the CPU begins from power up or not. Note that the POF0 must be cleared by firmware.

11.3. External Reset

A reset is accomplished by holding the RESET pin HIGH for a period of high time, please reference "32.3 External Reset Characteristics". To ensure a reliable power-up reset, the hardware reset from RST pin is necessary.

PCON1: Power Control Register 1

SFR Page = $0 \sim F \& P$

SFR Address	s = 0x97	POR = 0000-X000						
7	6	5	4	3	2	1	0	
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware if an External Reset occurs. Writing "1" on this bit will clear EXRF.

11.4. Software Reset

Software can trigger the CPU to restart by software reset, writing "1" on SWRST (ISPCR.5), and set the SWRF flag (PCON1.7). SWBS decides the CPU is boot from ISP or AP region after the reset action

 $D \cap D$

0000 **V**VVV

ISPCR: ISP Control Register

SFR Page = $0 \sim F$ SFR Address = $0 \times E7$

SEK Addres	POR = 0000-AXXX							
7	6	5	4	3	2	1	0	
ISPEN	SWBS	SWRST	CFAIL	0	0	0	0	
R/W	R/W	R/W	R/W	W	W	W	W	

Bit 6: SWBS, software boot selection control.

0: Boot from AP-memory after reset.

1: Boot from ISP memory after reset.

Bit 5: SWRST, software reset trigger control.

0: Write "0" is no operation

1: Write "1" to generate software system reset. It will be cleared by hardware automatically.

PCON1: Power Control Register 1

SFR Page = $0 \sim F \& P$ SFR Address = 0×97

SFR Addres	s = 0x97	POR = 0000-X000					
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware if a Software Reset occurs. Writing "1" on this bit will clear SWRF.

11.5. Brown-Out Reset

In MG82F5B32, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. BOD0 services the fixed detection level at VDD=1.7V. BOD1 detects the VDD level by software selecting 4.2V, 3.7V, 2.4V or 2.0V. If VDD power drops below BOD0 or BOD1 monitor level. Associated flag, BOF0 and BOF1, is set. If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred. If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

PCON1: Power Control Register 1

SFR Page $= 0 \sim F \& P$ SFR Address = 0x97POR = 0000-X000 6 3 0 7 5 4 BOF₁ BOF₀ SWRF MCDF WDTF R/W R/W R/W R/W R/W R/W

Bit 2: BOF1, BOF1 (Reset) Flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware when VDD meets BOD1 monitored level. Writing "1" on this bit will clear BOF1. If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

Bit 1: BOF0, BOF0 (Reset) Flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware when VDD meets BOD0 monitored level. Writing "1" on this bit will clear BOF0. If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred.

11.6. WDT Reset

When WDT is enabled to start the counter, WDTF will be set by WDT overflow. If WREN (WDTCR.7) is enabled, the WDT overflow will trigger a system reset that causes CPU to restart. Software can read the WDTF to recognize the WDT reset occurred.

PCON1: Power Control Register 1

SFR Page SFR Address	•					00-X000	
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: WDTF, WDT Overflow/Reset Flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware when WDT overflows. Writing "1" on this bit will clear WDTF. If WREN (WDTCR.7) is set, WDTF indicates a WDT Reset occurred.

11.7. MCD Reset

PCON1: Power Control Register 1

= 0~F & P SFR Page SFR Address = 0x97POR = 0000-X0007 6 5 4 3 2 1 0 **EXRF MCDF** RTCF SWRF BOF1 BOF0 0 WDTF R/W R/W R/W R/W

Bit 5: MCDF, Missing Clock Detection flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

SFIE: System Flag Interrupt Enable Register

SFR Page = $0 \sim F$

SFR Addres	s = 0x8E	POR = 0110-0000					
7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	0	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: Enable MCD module and enable MCDF interrupt.

11.8. Illegal Address Reset

In MG82F5B32, if software program runs to illegal address such as over program ROM limitation, it triggers a RESET to CPU.

12. Power Management

The MG82F5B32 supports two power monitor modules, Brown-Out Detector 0 (BOD0) and Brown-Out Detector 1 (BOD1), and 6 power-reducing modes: Idle mode, Power-down mode, Slow mode, Sub-Clock mode, RTC mode, Watch mode and Monitor mode.

BOD0 and BOD1 report the chip power status on the flags, BOF0 and BOF1, which provide the capability to interrupt CPU or to reset CPU by software configured. The six power-reducing modes provide the different power-saving scheme for chip application. These modes are accessed through the CKCON0, CKCON2, CKCON3, PCON0, PCON1, PCON2, PCON3, RTCCR and WDTCR register.

12.1. Brown-Out Detector

In MG82F5B32, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. Figure 12–1 shows the functional diagram of BOD0 and BOD1. BOD0 services the fixed detection level at VDD=1.7V and BOD1 detects VDD and compare with the software selected levels (4.2V/3.7V/2.4V/2.0V) on VDD. Associated flag, BOF0 (PCON1.1), is set when BOD0 meets the detection level. If both of ESF (EIE1.3) and BOF0IE (SFIE.1) are enabled, a set BOF0 will generate a system flag interrupt. It can interrupt CPU either CPU in normal mode or idle mode. The BOD1 has the same flag function, BOF1, and same interrupt function. The BOD1 interrupt also wakes up CPU in power down mode if AWBOD1 (PCON2.7) is enabled.

If BOORE (PCON2.1) is enabled, the BOD0 event will trigger a system reset and set BOF0 to indicate a BOD0 Reset occurred. The BOD0 reset restart the CPU either CPU in normal mode or idle mode. BOD1 also has the same reset capability with associated control bit, BO1RE (PCON2.3). The BOD1 reset also restart CPU in power down mode if AWBOD1 (PCON2.7) is enabled in BOD1 reset operation.

To reduce power consumption, software may clear EBOD1 (PCON2.2) to disable BOD1 if the BOD1 is not applied in user application.

Figure 12-1. Brown-Out Detector 0/1 VDD **BOORE** BOD0 Reset (PCON2.1) Voltage Comparator **FSF** 1.7V (EIE1.3) ▶ BOD0 Interrupt BOF0IF (SFIE.1) BOF0 PCON₀.PD (PCON1.1) 2.0V VDD BO1RE 0 BOD1 Reset (PCON2.3) 2.4V 1 3 7V 2 Voltage Comparator 4.2V 3 Load **FSF** (EIE1.3) BO1S1.0 BOF1IE ► BOD1 Interrupt (PCON2.5~4) (SFIE.2) PCON0.PD 00: 2.0V Enable BOF1 01: 2.4V (PCON1.2) AWBOD1 11: 4.2V (PCON2.7)

12.2. Power Saving Mode

12.2.1. Slow Mode

The alternative to save the operating power is to slow the MCU's operating speed by programming SCKS2~SCKS0 bits (in CKCON0 register, see Section "8 System Clock") to a non-0/0/0 value. The user should examine which program segments are suitable for lower operating speed. In principle, the lower operating speed should not affect the system's normal function. Then, restore its normal speed in the other program segments.

12.2.2. Sub-Clock Mode

The alternative to slow down the MCU's operating speed by programming OSCS1~0 can select the ILRCO for system clock. The 32KHz ILRCO provides the MCU to operates in an ultra low speed and low power operation. Additional programming SCKS2~SCKS0 bits (in CKCON0 register, see Section "8 System Clock"), the user could put the MCU speed down to 250Hz slowest.

12.2.3. RTC Mode

The MG82F5B32 has a simple RTC module that allows a user to continue running an accurate timer while the rest of the device is powered-down. In RTC mode, the RTC module behaves a "Clock" function and can be a wake-up source from chip power down by RTC overflow rate. Please refer Section "10 Real-Time-Clock(RTC)/System-Timer" for more detail information.

12.2.4. Watch Mode

If Watch-Dog-Timer is enabled and NSW is set, Watch-Dog-Timer will keep running in power down mode to support an auto-wakeup function, which named Watch Mode in **MG82F5B32**. When WDT overflows, set WDTF and wakeup CPU from interrupt or system reset by software configured. The maximum wakeup period is about 2 seconds that is defined by WDT pre-scaler. Please refer Section "9 Watch Dog Timer (WDT)" and Section "14 Interrupt" for more detail information.

12.2.5. Monitor Mode

If AWBOD1 (PCON3.3) is set, BOD1 will keep VDD monitor in power down mode. It is the Monitor Mode in MG82F5B32. When BOD1 meets the detection level, set BOF1 and wakeup CPU from interrupt or system reset by software configured. Please refer Section "12.1 Brown-Out Detector" and Section "14 Interrupt" for more detail information.

12.2.6. Idle Mode

Setting the IDL bit in PCON enters idle mode. Idle mode halts the internal CPU clock. The CPU state is preserved in its entirety, including the RAM, stack pointer, program counter, program status word, and accumulator. The Port pins hold the logical states they had at the time that Idle was activated. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. Timer 0, Timer 1, Timer 2, SPI, KBI, ADC, UART0, UART1, TWI0/I2C0, TWI1/I2C1, RTC, MCD, BOD0 and BOD1 will continue to function during Idle mode. PCA Timer and WDT are conditional enabled during Idle mode to wake up CPU. Any enabled interrupt source or reset may terminate Idle mode. When exiting Idle mode with an interrupt, the interrupt will immediately be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

The ADC input channels must be set to "*Analog Input Only*" in **P1AIO** SFR when MCU is in idle mode or power-down mode to reduce power consumption.


12.2.7. Power-down Mode

Setting the PD bit in PCON0 enters Power-down mode. Power-down mode stops the oscillator and powers down the Flash memory in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-down. During Power-down the power supply voltage may be reduced to the RAM keep-alive voltage. The RAM contents will be retained; however, the SFR contents are not guaranteed once VDD has been reduced. Power-down may be exited by external reset, enabled external interrupts, enabled KBI, enabled RTC (RTC mode), enabled BOD1 (monitor mode) or enabled Non-Stop WDT (watch mode).

The user should not attempt to enter (or re-enter) the power-down mode for a minimum of 4 µs until after one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode. To ensure minimum power consumption in power down mode, software must confirm all I/O not in floating state, including the port I/Os un-appearance on package pins.

Figure 12–2 shows the wakeup mechanism of power-down mode in MG82F5B32.

Figure 12-2. Wakeup structure of Power Down mode



12.2.8. Interrupt Recovery from Power-down

Four external interrupts may be configured to terminate Power-down mode. External interrupts nINT0, nINT1, nINT2 and nINT3 may be used to exit Power-down. To wake up by external interrupt nINT0, nINT1, nINT2 or nINT3, the interrupt must be enabled and configured for level-sensitive operation. If the enabled external interrupts are configured to edge-sensitive operation (Falling or Rising), they will be **forced** to level-sensitive operation (Low level or High level) by hardware in power-down mode.

When terminating Power-down by an interrupt, the wake up period is internally timed. At the falling edge on the interrupt pin, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate and the CPU will not resume execution until after the timer has reached internal counter full. After the timeout period, the interrupt service routine will begin. To prevent the interrupt from re-triggering, the ISR should disable the interrupt before returning. The interrupt pin should be held low until the device has timed out and begun executing.

12.2.9. Reset Recovery from Power-down

Wakeup from Power-down through an external reset is similar to the interrupt. At the rising edge of RST, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. The RST pin must be held high for longer than the timeout period to ensure that the device is reset properly. The device will begin executing once RST is brought low.

It should be noted that when idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

12.2.10. KBI wakeup Recovery from Power-down

The Keypad Interrupt of MG82F5B32, KBI.7~0 have wakeup CPU capability that are enabled by the control registers in KBI module. OR software can configure the KBI inputs on different port pins. Please refer Section "29 Auxiliary SFRs" for more detailed AUXR1 information.

Wakeup from Power-down through an enabled wakeup KBI is same to the interrupt. At the matched condition of enabled KBI pattern and enabled KBI interrupt (EIE1.5, EKB), Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. After the timeout period, CPU will meet a KBI interrupt and execute the interrupt service routine.

12.3. Power Control Register

PCON0: Power Control Register 0

7	6	5	4	3	2	1	0
SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: POF0, Power-On Flag 0.

0: This bit must be cleared by software writing one to it.

1: This bit is set by hardware if a Power-On Reset occurs.

Bit 1: PD, Power-Down control bit.

0: This bit could be cleared by CPU or any exited power-down event.

1: Setting this bit activates power down operation.

Bit 0: IDL, Idle mode control bit.

0: This bit could be cleared by CPU or any exited Idle mode event.

1: Setting this bit activates idle mode operation.

PCON1: Power Control Register 1

SFR Page = 0~F & P

SI IT Addres	5 - 0.51		FOR = 0000-0000				
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

DOD = 0000 0000

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

Bit 3: Reserved. Software must write "0" on this bit when PCON1 is written.

Bit 2: BOF1, Brown-Out Detection flag 1.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (1.7V).

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a WDT overflow occurs.

PCON2: Power Control Register 2

SFR Page = **P Only**

,	SFR Address	= 0x44	POR = 0000-0101					
	7	6	5	4	3	2	1	0
Ī	AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write "0" on this bit when PCON2 is written.

Bit 5~4: BO1S1~0. Brown-Out detector 1 monitored level Selection. The initial values of these two bits are loaded from BO1S1O and BO1S0O in "Hardware Option".

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

Bit 3: BO1RE, BOD1 Reset Enabled. The initial value of this bit is loaded from BO1REO in "Hardware Option".

- 0: Disable BOD1 to trigger a system reset when BOF1 is set.
- 1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

- 0: Disable BOD1 to slow down the chip power consumption.
- 1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BOORE, BODO Reset Enabled. The initial value of this bit is loaded from BOOREO in "Hardware Option".

- 0: Disable BOD0 to trigger a system reset when BOF0 is set.
- 1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 1.7V).

Bit 0: Reserved. Software must write "1" on this bit when PCON2 is written.

PCON3: Power Control Register 3

SFR Page = **P Only**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IVREN	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
SFR Address = 0x45 POR = 0000-0000							

Bit 7: IVREN, Internal Voltage Reference Enable.

- 0: Disable on-chip IVR (2.4V).
- 1: Enable on-chip IVR (2.4V).

Bit 6~0: Reserved. Software must write "0" on this bit when PCON3 is written.

13. Configurable I/O Ports

The MG82F5B32 has following I/O ports: P1.0~P1.7, P2.0~P2.7, P3.0~P3.5, P4.0, P4.1, P4.4, P4.5, P4.7, and P6.0~P6.1. If enable external crystal oscillator as system clock or RTC input, Port 6.0 and Port 6.1 are configured to XTAL2 and XTAL1. If disable external reset function, P4.7 function is valid. The exact number of I/O pins available depends upon the package types. See Table 13–1.

Table 13-1. Number of I/O Pins Available

Package Type	I/O Pins	Number of I/O ports		
32-pin LQFP	P1.0~P1.7, P2.0~P2.7, P3.0~P3.5, P4.0, P4.1, P4.4, P4.5, P4.7(RST), P6.0 (ECKI/XTAL2), P6.1 (XTAL1)	29 or 28 (RST selected) or 27 (RST & ECKI selected) or 26 (RST & XTAL selected)		
28-pin SOP	P1.0~P1.7, P2.0~P2.2, P2.4, P2.6, P3.0~P3.1, P3.3~P3.5, P4.0, P4.1, P4.4, P4.5, P4.7(RST), P6.0 (ECKI/XTAL2), P6.1 (XTAL1)	25 or 24 (RST selected) or 23 (RST & ECKI selected) or 22 (RST & XTAL selected)		

13.1. IO Structure

The I/O operating modes are distinguished two groups in MG82F5B32. The first group is only for Port 3 to support four configurations on I/O operating. These are: quasi-bidirectional (standard 8051 I/O port), push-pull output, input-only (high-impedance input) and open-drain output. The Port 3 default setting is quasi-bidirectional mode with weakly pull-up resistance.

All other general port pins belong to the second group. They can be programmed to two output modes, push-pull output and open-drain output with pull-up resistor control. The default setting of this group I/O is open-drain mode with output high, which means input mode with high impedance state.

Following sections describe the configuration of the all types I/O mode.


13.1.1. Port 3 Quasi-Bidirectional IO Structure

Port 3 pins in quasi-bidirectional mode are similar to the standard 8051 port pins. A quasi-bidirectional port can be used as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin outputs low, it is driven strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port register for the pin contains a logic "1". This very weak pull-up sources a very small current that will pull the pin high if it is left floating. A second pull-up, called the "weak" pull-up, is turned on when the port register for the pin contains a logic "1" and the pin itself is also at a logic "1" level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by the external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to over-power the weak pull-up and pull the port pin below its input threshold voltage. The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port register changes from a logic "0" to a logic "1". When this occurs, the strong pull-up turns on for one CPU clocks, quickly pulling the port pin high.

The quasi-bidirectional port configuration is shown in Figure 13–1.

Figure 13-1. Port 3 Quasi-Bidirectional I/O




13.1.2. Port 3 Push-Pull Output Structure

The push-pull output configuration on Port 3 has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port register contains a logic "1". The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The push-pull port configuration is shown in Figure 13–2.


Figure 13-2. Port 3 Push-Pull Output



13.1.3. Port 3 Input-Only (High Impedance Input) Structure

The input-only configuration on Port 3 is an input without any pull-up resistors on the pin, as shown in Figure 13–3.

Figure 13-3. Port 3 Input-Only




13.1.4. Port 3 Open-Drain Output Structure

The open-drain output configuration on Port 3 turns off all pull-ups and only drives the pull-down transistor of the port pin when the port register contains a logic "0". To use this configuration in application, a port pin must have an external

pull-up, typically a resistor tied to VDD. The pull-down for this mode is the same as for the quasi-bidirectional mode. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The open-drain port configuration is shown in Figure 13-4.

Figure 13-4. Port 3 Open-Drain Output




13.1.5. General Open-Drain Output Structure (with pull-up function)

The open-drain output configuration on general port pins only drives the pull-down transistor of the port pin when the Port Data register contains a logic "0". To use this configuration in application, a port pin can select an external pull-up, or an on-chip pull-up by software enabled in PUCON0 and PUCON1. The pull-up control on general port pins are also enabled by P1PUC, P2PUC, P4PUC and P6PUC.

The general open-drain port configuration is shown in Figure 13–5.

Figure 13-5. General Open-Drain Output




13.1.6. General Push-Pull Output Structure

The push-pull output configuration on general port pins has the same pull-down structure as the open-drain output modes, but provides a continuous strong pull-up when the port register contains a logic "1". The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as open-drain mode.

The push-pull port configuration is shown in Figure 13–6.

Figure 13-6. General Push-Pull Output



13.1.7. General Port Digital Input Configured

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic "1" to the associated bit in the Port Data register. For example, P1.0 is configured as a digital input by setting P1M0.0 to a logic 0 and P1.0 to a logic 1.

13.2. I/O Port Register

All I/O port pins on the MG82F5B32 may be individually and independently configured by software to select its operating mode. Only Port 3 has four operating modes, as shown in Table 13–2. Two mode registers select the output type for each port 3 pin. Only Port 3 supports quasi-bidirectional mode and setting them to quasi-bidirectional mode after system reset.

Table 13-2. Port 3 Configuration Settings

P3M0.y	P3M1.y	Port Mode
0	0	Quasi-Bidirectional
0	1	Push-Pull Output
1	0	Input Only (High Impedance Input)
1	1	Open-Drain Output

Where y=0~5 (port pin). The registers P3M0 and P3M1 are listed in each port description.

Other general port pins support two operating modes, as shown in Table 13–3. One mode register selects the output type for each port pin and setting to open-drain output on these port pins after system reset.

Table 13-3. General Port Configuration Settings

PxM0.y	Port Mode
0	Open-Drain Output
1	Push-Pull Output

Where x = 1, 2, 4, 6 (port number), and y = 0.7 (port pin). The registers PxM0 are listed in each port description.

13.2.1. Port 1 Register

P1: Port 1 Register

SFR Page = 0~F

SFR Addi	ress = 0x90				RESET =	1111-1111	
7	6	5	4	3	2	1	0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: P1.7~P1.0 could be only set/cleared by CPU.

P1M0: Port 1 Mode Register 0

SFR Page = 0~F

SFR Addres	s = 0x91				RESET =	0000-0000)00			
7	6	5	4	3	2	1	0			
P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

- 0: Port pin output mode is configured to open-drain.
- 1: Port pin output mode is configured to push-pull.

P1AIO: Port 1 Analog Input Only

SFR Page = $0 \sim F$ SFR Address = 0×92

SFR Addres:	s = 0x92				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P17AIO	P16AIO	P15AIO	P14AIO	P13AIO	P12AIO	P11AIO	P10AIO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- 0: Port pin has digital and analog input capability.
- 1: Port pin only has analog input only for ADC input application. The corresponding Port PIN Register bit will always read as "0" when this bit is set.

13.2.2. Port 2 Register

P2: Port 2 Register

SFR Page = 0~F

SFR Address	s = 0xA0				RESET =	1111-1111	
7	6	5	4	3	2	1	0
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: P2.7~P2.0 could be only set/cleared by CPU.

P2M0: Port 2 Mode Register 0

SFR Page = 0~F SFR Address = 0x95

RESET = 0000-0000

7	6	5	4	3	2	1	0	
P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0	
R/W								

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

13.2.3. Port 3 Register

P3: Port 3 Register

SFR Page = 0~F

SFR Address = 0xB0RESET = xx11-1111

7	6	5	4	3	2	1	0
		P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: Reserved. Software must write "1" on these bits when P3 is written.

Bit 5~0: P3.5~P3.0 could be only set/cleared by CPU.

P3M0: Port 3 Mode Register 0

SFR Page = 0~F

SFR Address = $0xB1$ RESET = $0000-0000$							
7	6	5	4	3	2	1	0
0	0	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3M1: Port 3 Mode Register 1

SFR Page = $0 \sim F$

SFR Address = 0xB2RESET = 0000-0000

•				112021 0000 0000					
7	6	5	4	3	2	1	0		
0	0	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

13.2.4. Port 4 Register

P4: Port 4 Register

SFR Page = $0 \sim F$

SFR Address = 0xE8RESET = 1x11-xx11

7	6	5	4	3	2	1	0
P4.7		P4.5	P4.4			P4.1	P4.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7, 5, 4, 1, 0: P4.7, P4.5, P4.4, P4.1 and P4.1 could be set/cleared by CPU.

P4.5 and P4.4 have the alternated function for OCD_SDA and OCD_SCL.

P4.7 has the alternated function for RST input.

Bit 6, 3, 2: Reserved. Software must write "1" on these bits when P4 is written.

P4M0: Port 4 Mode Register 0

SFR Page $= 0 \sim F$ SFR Address = 0xB3RESET = 0000-00007 3 6 5 4 2 0 P4M0.7 0 P4M0.5 P4M0.4 0 0 P4M0.1 P4M0.0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7, 5, 4, 1, 0:

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

Note: When P4.7/RST use as port pin, it is not suggest to program it as Input to avoid MCU is locked in reset in boot-up period when level high send into this pin.

Bit 6, 3, 2: Reserved. Software must write "0" on these bits when P4M0 is written.

DCON0: Device Control Register 0

SFR Page	= P Only						
SFR Addres	s = 0x4C				POR = 10	00-0011	
7	6	5	4	3	2	1	0
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: RSTIO, RST function on I/O, 0: Select I/O pad function for P4.7.

1: Select I/O pad function for external reset input, RST.

Bit 0: OCDE, OCD interface on I/O.

0: Select the I/O pads function for P4.4 and P4.5

1: Select the I/O pads function for OCD interface.

13.2.5. Port 6 Register

P6: Port 6 Register

SFR Page = 1 only
SFR Address = 0xF8

RESET = xxxx-xx11

7	6	5	4	3	2	1	0
						P6.1	P6.0
R/W	R/W						

Bit 7~2: Reserved. Software must write "1" on these bits when P6 is written.

Bit 1~0: P6.1~P6.0 could be only set/cleared by CPU.

P6.1 and P6.0 have the alternated function for crystal oscillating circuit, XTAL1 and XTAL2.

R/W

R/W

R/W

R/W

P6M0: Port 6 Mode Register 0

R/W

SFR Page = 1 onlySFR Address = 0xB5RESET = 0000-00006 5 4 3 2 0 0 0 0 0 P6M0.1 P6M0.0 0 0

R/W

Bit 7~2: Reserved. Software must write "1" on these bits when P6M0 is written.

R/W

Bit 1~0:

R/W

0: Port pin output mode is configured to open-drain.

1: Port pin output mode is configured to push-pull.

DCON0: Device Control Register 0

SFR Page = P Only SFR Address = 0x4CPOR = 1000-0011 7 6 5 4 3 1 0 HSF IORCTI R/W R/W R/W R/W R/W R/W R/W R/W

Bit 2: IORCTL, GPIO Reset Control.

0: Port 6 keeps reset condition by all reset events.

1: If this bit is set, Port 6 is only reset by POR, LVR, External Reset, BOD0 Reset (BO0RE enabled), BOD1 Reset (BO1RE enabled).

13.2.6. Pull-Up Control Register

PUCON0: Port Pull-up Control Register 0

SFR Page = 0 only SFR Address = 0xB4

RESET = 0000-00005 6 4 3 2 1 0 P4PU0 P4PU1 P2PU1 P2PU0 P1PU1 P1PU0 0 0 R/W R/W R/W R/W R/W R/W RW RW

Bit 7: Port 4 pull-up enable control on high nibble.

0: Disable the P4.7, P4.5 and P4.4 pull-up resistor in open-drain output mode.

1: Enable the P4.7, P4.5 and P4.4 pull-up resistor in open-drain output mode.

Bit 6: Port 4 pull-up enable control on low nibble.

0: Disable the P4.1 and P4.0 pull-up resistor in open-drain output mode.

1: Enable the P4.1 and P4.0 pull-up resistor in open-drain output mode.

Bit 5: Port 2 pull-up enable control on high nibble.

0: Disable the P2.7 ~ P2.4 pull-up resistor in open-drain output mode.

1: Enable the P2.7 ~ P2.4 pull-up resistor in open-drain output mode.

Bit 4: Port 2 pull-up enable control on low nibble.

0: Disable the P2.3 ~ P2.0 pull-up resistor in open-drain output mode.

1: Enable the P2.3 ~ P2.0 pull-up resistor in open-drain output mode.

Bit 3: Port 1 pull-up enable control on high nibble.

0: Disable the P1.7 ~ P1.4 pull-up resistor in open-drain output mode.

1: Enable the P1.7 ~ P1.4 pull-up resistor in open-drain output mode.

Bit 2: Port 1 pull-up enable control on low nibble.

0: Disable the P1.3 ~ P1.0 pull-up resistor in open-drain output mode.

1: Enable the P1.3 ~ P1.0 pull-up resistor in open-drain output mode.

PUCON1: Port Pull-up Control Register 1

SFR Page = 1 only

RESET = 0000-0000 SFR Address = 0xB46 5 4 3 0 P6PU0 0 0 0 0 0 0 0 R/W R/W RW RW

Bit 7 ~ 4: Reserved. Software must write "0" on this bit when PUCON1 is written.

Bit 2: Port 6 pull-up enable control on low nibble.

0: Disable the P6.1 ~ P6.0 pull-up resistor in open-drain output mode.

1: Enable the P6.1 ~ P6.0 pull-up resistor in open-drain output mode.

P1PUC: Port 1 Pull-up Control Register

SFR Page = 4 onlySFR Address = 0xC2

RESET = 0000-0000

•	• • • • • • •						
7	6	5	4	3	2	1	0
P1PUC.7	P1PUC.6	P1PUC.5	P1PUC.4	P1PUC.3	P1PUC.2	P1PUC.1	P1PUC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7: P1.7 pull-up enable control. Its control function on P1.7 is "OR" with P1PU1.

0: If P1PU1 is also cleared, the pull up resistor on P1.7 is disabled.

1: Enable the P1.7 pull-up resistor in open-drain output mode.

Bit 6: P1.6 pull-up enable control. Its control function on P1.6 is "OR" with P1PU1.

0: If P1PU1 is also cleared, the pull up resistor on P1.6 is disabled.

1: Enable the P1.6 pull-up resistor in open-drain output mode.

Bit 5: P1.5 pull-up enable control. Its control function on P1.5 is "OR" with P1PU1.

0: If P1PU1 is also cleared, the pull up resistor on P1.5 is disabled.

1: Enable the P1.5 pull-up resistor in open-drain output mode.

Bit 4: P1.4 pull-up enable control. Its control function on P1.4 is "OR" with P1PU1.

0: If P1PU1 is also cleared, the pull up resistor on P1.4 is disabled.

1: Enable the P1.4 pull-up resistor in open-drain output mode.

Bit 3: P1.3 pull-up enable control. Its control function on P1.3 is "OR" with P1PU0.

0: If P1PU0 is also cleared, the pull up resistor on P1.3 is disabled.

1: Enable the P1.3 pull-up resistor in open-drain output mode.

Bit 2: P1.2 pull-up enable control. Its control function on P1.2 is "OR" with P1PU0.

0: If P1PU0 is also cleared, the pull up resistor on P1.2 is disabled.

1: Enable the P1.2 pull-up resistor in open-drain output mode.

Bit 1: P1.1 pull-up enable control. Its control function on P1.1 is "OR" with P1PU0.

0: If P1PU0 is also cleared, the pull up resistor on P1.1 is disabled.

1: Enable the P1.1 pull-up resistor in open-drain output mode.

Bit 0: P1.0 pull-up enable control. Its control function on P1.0 is "OR" with P1PU0.

0: If P1PU0 is also cleared, the pull up resistor on P1.0 is disabled.

1: Enable the P1.0 pull-up resistor in open-drain output mode.

P2PUC: Port 2 Pull-up Control Register

SFR Page = 5 only

7	6	5	4	3	2	1	0
P2PUC.7	P2PUC.6	P2PUC.5	P2PUC.4	P2PUC.3	P2PUC.2	P2PUC.1	P2PUC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7: P2.7 pull-up enable control. Its control function on P2.7 is "OR" with P2PU1.

0: If P2PU1 is also cleared, the pull up resistor on P2.7 is disabled.

1: Enable the P2.7 pull-up resistor in open-drain output mode.

Bit 6: P2.6 pull-up enable control. Its control function on P2.6 is "OR" with P2PU1.

0: If P2PU1 is also cleared, the pull up resistor on P2.6 is disabled.

1: Enable the P2.6 pull-up resistor in open-drain output mode.

Bit 5: P2.5 pull-up enable control. Its control function on P2.5 is "OR" with P2PU1.

0: If P2PU1 is also cleared, the pull up resistor on P2.5 is disabled.

1: Enable the P2.5 pull-up resistor in open-drain output mode.

Bit 4: P2.4 pull-up enable control. Its control function on P2.4 is "OR" with P2PU1.

0: If P2PU1 is also cleared, the pull up resistor on P2.4 is disabled.

1: Enable the P2.4 pull-up resistor in open-drain output mode.

Bit 3: P2.3 pull-up enable control. Its control function on P2.3 is "OR" with P2PU0.

0: If P2PU0 is also cleared, the pull up resistor on P2.3 is disabled.

1: Enable the P2.3 pull-up resistor in open-drain output mode.

Bit 2: P2.2 pull-up enable control. Its control function on P2.2 is "OR" with P2PU0.

0: If P2PU0 is also cleared, the pull up resistor on P2.2 is disabled.

1: Enable the P2.2 pull-up resistor in open-drain output mode.

Bit 1: P2.1 pull-up enable control. Its control function on P2.1 is "OR" with P2PU0.

0: If P2PU0 is also cleared, the pull up resistor on P2.1 is disabled.

1: Enable the P2.1 pull-up resistor in open-drain output mode.

Bit 0: P2.0 pull-up enable control. Its control function on P2.0 is "OR" with P2PU0.

0: If P2PU0 is also cleared, the pull up resistor on P2.0 is disabled.

1: Enable the P2.0 pull-up resistor in open-drain output mode.

P4PUC: Port 4 Pull-up Control Register

SFR Page SFR Address	= 6 only = 0xC2				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P4PUC.7	0	P4PUC.5	P4PUC.4	0	0	P4PUC.1	P4PUC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7: P4.7 pull-up enable control. Its control function on P4.7 is "OR" with P4PU1.

0: If P4PU1 is also cleared, the pull up resistor on P4.7 is disabled.

1: Enable the P4.7 pull-up resistor in open-drain output mode.

Bit 5: P4.5 pull-up enable control. Its control function on P4.5 is "OR" with P4PU1.

0: If P4PU1 is also cleared, the pull up resistor on P4.5 is disabled.

1: Enable the P4.5 pull-up resistor in open-drain output mode.

Bit 4: P4.4 pull-up enable control. Its control function on P4.4 is "OR" with P4PU1.

0: If P4PU1 is also cleared, the pull up resistor on P4.4 is disabled.

1: Enable the P4.4 pull-up resistor in open-drain output mode.

Bit 1: P4.1 pull-up enable control. Its control function on P4.1 is "OR" with P4PU0.

0: If P4PU0 is also cleared, the pull up resistor on P4.1 is disabled.

1: Enable the P4.1 pull-up resistor in open-drain output mode.

Bit 0: P4.0 pull-up enable control. Its control function on P4.0 is "OR" with P4PU0.

0: If P4PU0 is also cleared, the pull up resistor on P4.0 is disabled.

1: Enable the P4.0 pull-up resistor in open-drain output mode.

P6PUC: Port 6 Pull-up Control Register

R/W	R/W	R/W	R/W	R/W	R/W	RW	RW
0	0	0	0	0	0	P6PUC.1	P6PUC.0
7	6	5	4	3	2	1	0
SFR Address	= 0xC2				RESET =	0000-0000	
ork Page	= 7 Only						

Bit 1: P6.1 pull-up enable control. Its control function on P6.1 is "OR" with P6PU0.

0: If P6PU0 is also cleared, the pull up resistor on P6.1 is disabled.

1: Enable the P6.1 pull-up resistor in open-drain output mode.

Bit 0: P6.0 pull-up enable control. Its control function on P6.0 is "OR" with P6PU0.

0: If P6PU0 is also cleared, the pull up resistor on P6.0 is disabled.

1: Enable the P6.0 pull-up resistor in open-drain output mode.

13.2.7. Port Output Driving Strength Control Register

In MG82F5B32, all port pins have two driving strength selection by software configured except P4.7, P6.1 and P6.0. Please refer to get the driving strength information on the port pins.

PDRVC0: Port Drive Control Register 0

SFR Page = 2 only

7	6	5	4	3	2	1	0
P3DC1	P3DC0	P2DC1	P2DC0	P1DC1	P1DC0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P3DC1, Port 3 output driving strength control on high nibble.

0: Select the P3.7 ~ P3.4 output with high driving strength.

1: Select the P3.7 ~ P3.4 output with low driving strength.

Bit 6: P3DC0, Port 3 output driving strength control on low nibble.

0: Select the P3.3 ~ P3.0 output with high driving strength.

1: Select the P3.3 ~ P3.0 output with low driving strength.

Bit 5: P2DC1, Port 2 output driving strength control on high nibble.

0: Select the P2.7 ~ P2.4 output with high driving strength.

1: Select the P2.7 ~ P2.4 output with low driving strength.

Bit 4: P2DC0, Port 2 output driving strength control on low nibble.

0: Select the P2.3 ~ P2.0 output with high driving strength.

1: Select the P2.3 ~ P2.0 output with low driving strength.

Bit 3: P1DC1, Port 1 output driving strength control on high nibble.

0: Select the P1.7 ~ P1.4 output with high driving strength.

1: Select the P1.7 ~ P1.4 output with low driving strength.

Bit 2: P1DC0, Port 1 output driving strength control on low nibble.

0: Select the P1.3 ~ P1.0 output with high driving strength.

1: Select the P1.3 ~ P1.0 output with low driving strength.

Bit 1~0: Reserved. Software must write "0" on these bits when PDRVC0 is written.

PDRVC1: Port Drive Control Register 1

SFR Page = 3 only

SFR Address	= 0xB4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
0	0	0	0	0	0	P4DC1	P4DC0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7~2: Reserved. Software must write "0" on these bits when PDRVC1 is written.

Bit 1: P4DC1, Port 4 output driving strength control on high nibble.

0: Select the P4.5 ~ P4.4 output with high driving strength.

1: Select the P4.5 ~ P4.4 output with low driving strength.

Bit 0: P0DC0, Port 0 output driving strength control on low nibble.

0: Select the P4.1 ~ P4.0 output with high driving strength.

1: Select the P4.1 ~ P4.0 output with low driving strength.

13.2.8. Port Output Fast Driving Control Register

In MG82F5B32, all port pins have two driving speed selection by software configured except P4.7/P6.1/P6.0. Please refer to get the driving strength information on the port pins.

PFDC0: Port Fast Drive Control Register 0

SFR Page = 4 only

SFR Address = 0xB4RESET = 0000-00006 P3FDCH P3FDCL P2FDCH P2FDCL P1FDCH P1FDCI P4FDCH P4FDC R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7: P3FDCH, Port 3 output fast driving control on high nibble.

0: Disable fast driving on P3.7 ~ P3.4.

1: Enable fast driving on P3.7 ~ P3.4.

Bit 6: P3FDCL, Port 3 output fast driving control on low nibble.

0: Disable fast driving on P3.3 ~ P3.0.

1: Enable fast driving on P3.3 ~ P3.0.

Bit 5: P2FDCH, Port 3 output fast driving control on high nibble.

0: Disable fast driving on P2.7 ~ P2.4.

1: Enable fast driving on P2.7 ~ P2.4.

Bit 4: P2FDCL, Port 2 output fast driving control on low nibble.

0: Disable fast driving on P2.3 ~ P2.0.

1: Enable fast driving on P2.3 ~ P2.0.

Bit 3: P1FDCH, Port 1 output fast driving control on high nibble.

0: Disable fast driving on P1.7 ~ P1.4.

1: Enable fast driving on P1.7 ~ P1.4.

Bit 2: P1FDCL, Port 1 output fast driving control on low nibble.

0: Disable fast driving on P1.3 ~ P1.0.

1: Enable fast driving on P1.3 ~ P1.0.

Bit 1: P4FDCH, Port 4 output fast driving control on high nibble.

0: Disable fast driving on P4.5 ~ P4.4.

1: Enable fast driving on P4.5 ~ P4.4.

Bit 0: P4FDCL, Port 4 output fast driving control on low nibble.

0: Disable fast driving on P4.1 ~ P4.0.

1: Enable fast driving on P4.1 ~ P4.0.

14. Interrupt

The MG82F5B32 has 16 interrupt sources with a four-level interrupt structure. There are several SFRs associated with the four-level interrupt. They are the IE, IP0L, IP0H, EIE1, EIP1L, EIP1H, EIE2, EIP2L, EIP2H and XICON. The IP0H (Interrupt Priority 0 High), EIP1H (Extended Interrupt Priority 1 High) and EIP2H (Extended Interrupt Priority 2 High) registers make the four-level interrupt structure possible. The four priority level interrupt structure allows great flexibility in handling these interrupt sources.

14.1. Interrupt Structure


Table 14–1 lists all the interrupt sources. The 'Request Bits' are the interrupt flags that will generate an interrupt if it is enabled by setting the 'Enable Bit'. Of course, the global enable bit EA (in IE0 register) should have been set previously. The 'Request Bits' can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be cancelled in software. The 'Priority Bits' determine the priority level for each interrupt. The 'Priority within Level' is the polling sequence used to resolve simultaneous requests of the same priority level. The 'Vector Address' is the entry point of an interrupt service routine in the program memory.

Figure 14–1 shows the interrupt system. Each of these interrupts will be briefly described in the following sections.

Table 14-1. Interrupt Sources

	interrupt Sources	T	_			
Interrupt #	Source Name	Enable Bit	Request Bits	Priority Bits	Polling Priority	Vector Address
0	External Interrupt 0, nINT0	EX0	IE0	[PX0H, PX0L]	(Highest)	0003H
1	Timer 0	ET0	TF0	[PT0H, PT0L]		000Bh
2	External Interrupt 1, nINT1	EX1	IE1	[PX1H, PX1L]		0013H
3	Timer 1	ET1	TF1	[PT1H, PT1L]		001BH
4	Serial Port 0	ES0	RI0, TI0	[PS0H, PS0L]		0023H
5	Timer 2	ET2	TF2, EXF2	[PT2H, PT2L]		002Bh
6	External Interrupt 2, nINT2	EX2	IE2	[PX2H, PX2L]		0033H
7	External Interrupt 3, nINT3	EX3	IE3	[PX3H, PX3L]		003BH
8	SPI	ESPI	SPIF	[PSPIH, PSPIL]		0043H
9	ADC	EADC	ADCI	[PADCH, PADCL]		004Bh
10	PCA	EPCA	CF, CCFn (n=0~5)	[PPCAH, PPCAL]		0053H
11	System Flag	ESF	(Note 1)	[PSFH, PSFL]		005BH
12	Serial Port 1	ES1	RI1, TI1	[PS1H, PS1L]		0063H
13	Keypad Interrupt	EKB	KBIF	[PKBH, PKBL]		006BH
14	TWI0/I2C0	ETWI0	SI	[PTWI0H, PTWI0L]		0073H
15	TWI1/I2C1	ETWI1	SI1	[PTWI1H, PTWI1L]	(Lowest)	007BH

Note 1: The System Flag interrupt flags include: WDTF, BOF0, BOF1, RTCF and MCDF in PCON1, TI0 in S0CON, STAF and STOF in AUXR3.



14.2. Interrupt Source

Table 14-2. Interrupt Source Flag

Interrupt #	Source Name	Request Bits	Bit Location
0	External Interrupt 0,nINT0	IE0	TCON.1
1	Timer 0	TF0	TCON.5
2	External Interrupt 1,nINT1	IE1	TCON.3
3	Timer 1	TF1	TCON.7
4	Serial Port 0	RIO, TIO	S0CON.0 S0CON.1
5	Timer 2	TF2, EXF2	T2CON.7 T2CON.6
6	External Interrupt 2,nINT2	IE2	XICON.1
7	External Interrupt 3,nINT3	IE3	XICON.5
8	SPI	SPIF	SPSTAT.7
9	ADC	ADCI	ADCON0.4
10	PCA	CF, CCFn (n=0~5)	CCON.7 CCON.5~0
11	System Flag	WDTF, BOF1, BOF0, RTCF, MCDF, STAF, STOF, (TI0)	PCON1.0 PCON1.1 PCON1.2 PCON1.4 PCON1.5 AUXR3.7 AUXR3.6 S0CON.1
12	Serial Port 1	RI1, TI1	S1CON.0 S1CON.1
13	Keypad Interrupt	KBIF	KBCON.0
14	TWI0/I2C0	SI	SICON.3
15	TWI1/I2C1	SI1	SI1CON.3

The external interrupt nINT0, nINT1, nINT2 and nINT3 can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON, IT2 and IT3 in register XICON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON, IE2 and IE3 in XICON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to *only if the interrupt was transition* – *activated*, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer0 and Timer1 interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers in most cases. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The serial port 0 interrupt is generated by the logical OR of RI0 and TI0. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI0 and TI0 to determine which one to request service and it will be cleared by software.

The timer2 interrupt is generated by the logical OR of TF2 and EXF2. Just the same as serial port, neither of these flags is cleared by hardware when the service routine is vectored to.

SPI interrupt is generated by SPIF in SPSTAT, which are set by SPI engine finishes a SPI transfer. It will not be cleared by hardware when the service routine is vectored to.


The ADC interrupt is generated by ADCI in ADCON0. It will not be cleared by hardware when the service routine is vectored to.

The PCA interrupt is generated by the logical OR of CF, CCF5, CCF4, CCF3, CCF2, CCF1 and CCF0 in CCON. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll these flags to determine which one to request service and it will be cleared by software.

The System Flag interrupt is generated by MCDF, RTCF, BOF1, BOF0, WDTF, TI0, STAF and STOF. STAF and STOF are set by serial interface detection and stored in AUXR3. The Serial Port TI flag is optional to locate the interrupt

vector shared with system flag interrupt which is enabled by UTIE set. The rest flags are stored in PCON1. RTCF is set by RTC counter overflow. BOF1 and BOF0 are set by on chip Brownout-Detector (BOD1 and BOD0) met the low voltage event. WDTF is set by Watch-Dog-Timer overflow. MCDF is set by detection event of missing clock on XTAL. These flags will not be cleared by hardware when the service routine is vectored to. Figure 14–2 shows the system flag interrupt configuration.

Figure 14-2. System flag interrupt configuration



The serial port 1 interrupt is generated by the logical OR of RI1 and TI1. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI1 and TI1 to determine which one to request service and it will be cleared by software.

The keypad interrupt is generated by KBCON.KBIF, which is set by Keypad module meets the input pattern. It will not be cleared by hardware when the service routine is vectored to.

The TWI0/I2C0 interrupt is generated by SI in SICON, which is set by TWI0/I2C0 engine detecting a new bus state updated. It will not be cleared by hardware when the service routine is vectored to.

The TWI1/I2C1 interrupt is generated by SI1 in SI1CON, which is set by TWI1/I2C1 engine detecting a new bus state updated. It will not be cleared by hardware when the service routine is vectored to.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. In other words, interrupts can be generated or pending interrupts can be canceled in software.

14.3. Interrupt Enable

Table 14-3. Interrupt Enable

Interrupt #	Source Name	Enable Bit	Bit Location	
0	External Interrupt 0,nINT0	EX0	IE.0	
1	Timer 0	ET0	IE.1	
2	External Interrupt 1,nINT1	EX1	IE.2	
3	Timer 1	ET1	IE.3	
4	Serial Port 0	ES0	IE.4	
5	Timer 2	ET2	IE.5	
6	External Interrupt 2,nINT2	EX2	XICON.2	
7	External Interrupt 3,nINT3	EX3	XICON.3	
8	SPI	ESPI	EIE1.0	
9	ADC	EADC	EIE1.1	
10	PCA	EPCA	EIE1.2	
11	System Flag	ESF	EIE1.3	
12	Serial Port 1	ES1	EIE1.4	
13	Keypad Interrupt	EKB	EIE1.5	
14	TWI0/I2C0	ETWI0	EIE1.6	
15	TWI1/I2C1	ETWI1	EIE1.7	

There are **16** interrupt sources available in **MG82F5B32**. Each of these interrupt sources can be individually enabled or disabled by setting or clearing an interrupt enable bit in the registers IE, EIE1 and XICON. IE also contains a global disable bit, EA, which can be cleared to disable all interrupts at once. If EA is set to '1', the interrupts are individually enabled or disabled by their corresponding enable bits. If EA is cleared to '0', all interrupts are disabled.

14.4. Interrupt Priority

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. The Priority Bits (see Table 14–1) determine the priority level of each interrupt. IP0L, IP0H, EIP1L, EIP1H, EIP2L and EIP2H are combined to 4-level priority interrupt. Table 14–4 shows the bit values and priority levels associated with each combination.

Table 14-4. Interrupt Priority

{IPnH.x , IPnL.x}	Priority Level			
11	1 (highest)			
10	2			
01	3			
00	4			

Each interrupt source has two corresponding bits to represent its priority. One is located in SFR named IPnH and the other in IPnL register. Higher-priority interrupt will be not interrupted by lower-priority interrupt request. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determine which request is serviced. Table 14–2 shows the internal polling sequence in the same priority level and the interrupt vector address.

14.5. Interrupt Process

Each interrupt flag is sampled at every system clock cycle. The samples are polled during the next system clock. If one of the flags was in a set condition at first cycle, the second cycle (polling cycle) will find it and the interrupt system will generate an hardware LCALL to the appropriate service routine as long as it is not blocked by any of the following conditions.

- An interrupt of equal or higher priority level is already in progress.
- The current cycle (polling cycle) is not the final cycle in the execution of the instruction in progress.
- The instruction in progress is RETI or any write to the IE, IP0L, IPH, EIE1, EIP1L, EIP1H and XICON registers.

Any of these three conditions will block the generation of the hardware LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring into any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one or more instruction will be executed before any interrupt is vectored to.

14.6. nINTi Input Source Selection and input filter (i=0~3)

The MG82F5B32 provides flexible nINT0, nINT1, nINT2 and nINT3 source selection on different port pin input which is shared with on-chip serial interface. That will support the additional remote wakeup function for communication peripheral in power-down mode. The nINTi inputs can be routed to the interface pin to catch port change and set them as an interrupt input event to wakeup MCU. INT0H (AUXR0.0), INT1H (AUXR0.1), INT2H (XICON.3) and INT3H (XICON.7) configure the port change detection level on low/falling or high/rising event. In MCU power-down mode, both of the falling edge or rising edge configurations of the external interrupts are forced to level-sensitive operation.

Each external interrupt input has a filter option by 3 SYSCLK recognized to enhance the noise immunity on external interrupt signal. Figure 14–3 shows the external interrupts structure and filter behavior.

Figure 14-3. Configuration of nINTi port pin selection and Input Filter. P3.2 -P3.0 nINT0 input P1.6 IE0 3 clock INTOH P4.0 (TCON.1) (AUXR0.0) Filter IT0 = 1(TCON.0) INT0IS.1~0 X0FLT (XICFG.0) P3.3 IT1 = 0P3.1 nINT1 input P1 7 IE1 INT1H 3 clock (TCON.3) (AUXR0.1) Filter IT1 = 1(TCON.2) INT1IS.1~0 X1FI T (XICFG.7~6) (XICFG.1) P4.4 IT2 = 0P2 0 nINT2 input P1.4 IE2 3 clock INT2H P6.1 (XICON.1) Filter IT2 = 1(XICON.0) X2FLT INT2IS.1~0 (XICFG.2) (AUXR2.5~4) P4.5 -IT3 = 0P2.1 nINT3 input P1.5 2 IE3 3 clock INT3H P6.0 (XICON.5) (XICON.7) Filter IT3 = 1 (XICON.4) INT3IS.1~0 X3FLT Operating Example of nINTi Input Filter (XiFLT=1, i = 0~3) nINTi input SYSCLK ΙΕi

Set by hardware

Clear by software

14.7. Interrupt Register

TCON: Timer/Counter Control Register

SFR Page = 0~F

SFR Address = 0x88 RESET = 0000-0000								
7	6	5	4	3	2	1	0	
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 3: IE1, Interrupt 1 (nINT1) Edge flag.

0: Cleared when interrupt processed on if transition-activated.

1: Set by hardware when external interrupt 1 (nINT1) edge is detected (transmitted or level-activated).

Bit 2: IT1: Interrupt 1 (nINT1) Type control bit.

- 0: Cleared by software to specify low level triggered external interrupt 1 (nINT1). If INT1H (AUXR0.1) is set, this bit specifies high level triggered on nINT1.
- 1: Set by software to specify falling edge triggered external interrupt 1 (nINT1). If INT1H (AUXR0.1) is set, this bit specifies rising edge triggered on nINT1.

Bit 1: IE0, Interrupt 0 (nINT0) Edge flag.

- 0: Cleared when interrupt processed on if transition-activated.
- 1: Set by hardware when external interrupt 0 (nINT0) edge is detected (transmitted or level-activated).

Bit 0: IT0: Interrupt 0 (nINT0) Type control bit.

- 0: Cleared by software to specify low level triggered external interrupt 0 (nINT0). If INT0H (AUXR0.0) is set, this bit specifies high level triggered on nINT0.
- 1: Set by software to specify falling edge triggered external interrupt 0 (nINT0). If INT0H (AUXR0.0) is set, this bit specifies rising edge triggered on nINT0.

IE: Interrupt Enable Register

SFR Page = 0~F

SFR Address	s = 0xE8	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
EA	0	ET2	ES0	ET1	EX1	ET0	EX0	
R/W	W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: EA, All interrupts enable register.

0: Global disables all interrupts.

1: Global enables all interrupts.

Bit 6: Reserved. Software must write "0" on this bit when IE is written.

Bit 5: ET2, Timer 2 interrupt enable register.

0: Disable Timer 2 interrupt.

1: Enable Timer 2 interrupt.

Bit 4: ES, Serial port 0 interrupt enable register.

0: Disable serial port 0 interrupt.

1: Enable serial port 0 interrupt.

Bit 3: ET1, Timer 1 interrupt enable register.

0: Disable Timer 1 interrupt.

1: Enable Timer 1 interrupt.

Bit 2: EX1, External interrupt 1 (nINT1) enable register.

0: Disable external interrupt 1.

1: Enable external interrupt 1.

Bit 1: ET0, Timer 0 interrupt enable register.

0: Disable Timer 0 interrupt.

1: Enable Timer 1 interrupt.

Bit 0: EX0, External interrupt 0 (nINT0) enable register.

0: Disable external interrupt 0.

1: Enable external interrupt 1.

XICON: External Interrupt Control Register

SFR Page = 0~F

7	6	5	4	3	2	1	0
INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: INT3H, nINT3 High/Rising trigger enable.

0: Maintain nINT3 triggered on low level or falling edge on selected port pin input.

1: Set nINT3 triggered on high level or rising edge on selected port pin input.

Bit 6: EX3, external interrupt 3 (nINT3) enable register.

0: Disable external interrupt 3.

1: Enable external interrupt 3.

When CPU in IDLE and PD mode, nINT3 event will trigger IE3 and have wake-up CPU capability if EX3 is enabled. If EX3 is disabled, IE3 on nINT3 will not wake-up CPU from IDLE or PD mode.

Bit 5: IE3, External interrupt 3 (nINT3) Edge flag.

0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.

1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 4: IT3, Interrupt 3 type control bit.

- 0: Cleared by CPU to specify low level triggered on nINT3. If INT3H is set, this bit specifies high level triggered on nINT3.
- 1: Set by CPU to specify falling edge triggered on nINT3. If INT3H is set, this bit specifies rising edge triggered on nINT3.

Bit 3: INT2H, nINT2 High/Rising trigger enable.

0: Maintain nINT2 triggered on low level or falling edge on selected port pin input.

1: Set nINT2 triggered on high level or rising edge on selected port pin input.

Bit 2: EX2, external interrupt 2 (nINT2) enable register.

0: Disable external interrupt 2.

1: Enable external interrupt 2.

When CPU in IDLE and PD mode, nINT2 event will trigger IE2 and have wake-up CPU capability if EX2 is enabled. If EX2 is disabled, IE2 on nINT2 will not wake-up CPU from IDLE or PD mode.

Bit 1: IE2, External interrupt 2 (nINT2) Edge flag.

0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.

1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 0: IT2. Interrupt 2 type control bit.

- 0: Cleared by CPU to specify low level triggered on nINT2. If INT2H is set, this bit specifies high level triggered on nINT2
- 1: Set by CPU to specify falling edge triggered on nINT2. If INT2H is set, this bit specifies rising edge triggered on nINT2.

EIE1: Extended Interrupt Enable 1 Register

SFR Page = 0~F

SFR Address = UXAD RESET = 0000-0000								
7	6	5	4	3	2	1	0	
ETWI1	ETWI0	EKBI	ES1	ESF	EPCA	EADC	ESPI	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: ETWI1, Enable TWI1/I2C1 Interrupt.

0: Disable TWI1/I2C1 interrupt.

1: Enable TWI1/I2C1 interrupt.

Bit 6: ETWI0, Enable TWI0 interrupt.

- 0: Disable TWI0/I2C0 interrupt.
- 1: Enable TWI0/I2C0 interrupt.

Bit 5: EKBI, Enable Keypad Interrupt.

- 0: Disable the interrupt when KBCON.KBIF is set in Keypad control module.
- 1: Enable the interrupt when KBCON.KBIF is set in Keypad control module.

Bit 4: ES1, Enable Serial Port 1 (UART1) interrupt.

- 0: Disable Serial Port 1 interrupt.
- 1: Enable Serial Port 1 interrupt.

Bit 3: ESF, Enable System Flag interrupt.

- 0: Disable the interrupt when the group of {MCDF, RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR3, or TI0 with UTIE is set.
- 1: Enable the interrupt of the flags of {MCDF, RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR3, or TI0 with UTIE when the associated system flag interrupt is enabled in SFIE.

Bit 2: EPCA, Enable PCA interrupt.

- 0: Disable PCA interrupt.
- 1: Enable PCA interrupt.

Bit 1: EADC, Enable ADC Interrupt.

- 0: Disable the interrupt when ADCON0.ADCI is set in ADC module.
- 1: Enable the interrupt when ACCON0.ADCI is set in ADC module.

Bit 0: ESPI, Enable SPI Interrupt.

- 0: Disable the interrupt when SPSTAT.SPIF is set in SPI module.
- 1: Enable the interrupt when SPSTAT.SPIF is set in SPI module.

SFIE: System Flag Interrupt Enable Register

SFR Page = 0~F

SFR Address = 0x8E RESET = 0000-0000

7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	0	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SIDFIE, Serial Interface Detection Flag Interrupt Enabled.

- 0: Disable SIDF (STAF or STOF) interrupt.
- 1: Enable SIDF (STAF or STOF) interrupt to share the system flag interrupt.

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

- 0: Disable MCD event to trigger a system Reset.
- 1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

- 0: Disable MCDF interrupt.
- 1: Enable MCD module and enable MCDF interrupt.

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

- 0: Disable RTCF interrupt.
- 1: Enable RTCF interrupt.
- Bit 3: Reserved. Software must write "0" on this bit when SFIE is written.

Bit 2: BOF1IE, Enable BOF1 (PCON1.2) Interrupt.

- 0: Disable BOF1 interrupt.
- 1: Enable BOF1 interrupt.

Bit 1: BOF0IE, Enable BOF0 (PCON1.1) Interrupt.

- 0: Disable BOF0 interrupt.
- 1: Enable BOF0 interrupt.

Bit 0: WDTFIE, Enable WDTF (PCON1.0) Interrupt.

0: Disable WDTF interrupt.

1: Enable WDTF interrupt.

IP0L: Interrupt Priority 0 Low Register

SFR Page = $0 \sim F$ SFR Address = $0 \times B8$

RESET = 0000-0000

7	6	5	4	3	2	1	0
PX3L	PX2L	PT2L	PSL	PT1L	PX1L	PT0L	PX0L
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3L, external interrupt 3 priority-L register.

Bit 6: PX2L, external interrupt 2 priority-L register.

Bit 5: PT2L, Timer 2 interrupt priority-L register.

Bit 4: PSL, Serial port interrupt priority-L register.

Bit 3: PT1L, Timer 1 interrupt priority-L register.

Bit 2: PX1L, external interrupt 1 priority-L register.

Bit 1: PT0L, Timer 0 interrupt priority-L register.

Bit 0: PX0L, external interrupt 0 priority-L register.

IP0H: Interrupt Priority 0 High Register

SFR Page = 0~F

SFR Address = 0xB7 RESET = 0000-0000

7	6	5	4	3	2	1	0
PX3H	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3H, external interrupt 3 priority-H register.

Bit 6: PX2H, external interrupt 2 priority-H register.

Bit 5: PT2H, Timer 2 interrupt priority-H register.

Bit 4: PSH, Serial port interrupt priority-H register.

Bit 3: PT1H, Timer 1 interrupt priority-H register.

Bit 2: PX1H, external interrupt 1 priority-H register.

Bit 1: PT0H, Timer 0 interrupt priority-H register.

Bit 0: PX0H, external interrupt 0 priority-H register.

EIP1L: Extended Interrupt Priority 1 Low Register

SFR Page = $0 \sim F$

SFR Address = 0xAE RESET = 0000-0000

7	6	5	4	3	2	1	0
PTWI1L	PTWI0L	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PTWI1L, TWI1/I2C1 interrupt priority-L register.

Bit 6: PTWI0L, TWI0/I2C0 interrupt priority-L register.

Bit 5: PKBL, keypad interrupt priority-L register.

Bit 4: PS1L, UART1 interrupt priority-L register.

Bit 3: PSFL, system flag interrupt priority-L register.

Bit 2: PPCAL, PCA interrupt priority-L register.

Bit 1: PADCL, ADC interrupt priority-L register.

Bit 0: PSPIL, SPI interrupt priority-L register.

EIP1H: Extended Interrupt Priority 1 High Register

SFR Page = 0~F

SFR Address = 0xAF RESET = 0000-0000

7	6	5	4	3	2	1	0
PTWI1H	PTWI0H	PKBH	PS1H	PSFH	PPCAH	PADCH	PSPIH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PTWI1H, TWI1/I2C1 priority-H register.

Bit 6: PTWI0H, TWI0/I2C0 interrupt priority-H register.

Bit 5: PKBH, keypad interrupt priority-H register.

Bit 4: PS1H, UART1 interrupt priority-H register.

Bit 3: PSFH, system flag interrupt priority-H register.

Bit 2: PPCAH, PCA interrupt priority-H register.

Bit 1: PADCH, ADC interrupt priority-H register.

Bit 0: PSPIH, SPI interrupt priority-H register.

AUXR0: Auxiliary Register 0

SFR Page = $0 \sim F$

 SFR Address
 = 0xA1
 RESET = 0000-0000

 7
 6
 5
 4
 3
 2
 1
 0

 P60OC1
 P60OC0
 P60FD
 T0XL
 P4FS1
 P4FS0
 INT1H
 INT0H

 R/W
 R/W
 R/W
 R/W
 R/W
 R/W
 R/W

Bit 1: INT1H, INT1 High/Rising trigger enable.

0: Remain INT1 triggered on low level or falling edge on selected port pin input.

1: Set INT1 triggered on high level or rising edge on selected port pin input.

Bit 0: INT0H, INT0 High/Rising trigger enable.

0: Remain INT0 triggered on low level or falling edge on selected port pin input.

1: Set INT0 triggered on high level or rising edge on selected port pin input.

AUXR2: Auxiliary Register 2

SFR Page = $0 \sim F$ SFR Address = $0 \times A3$

RESET = 0000-0000

7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

INT3IS1~0	Selected Port Pin of nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	Selected Port Pin of nINT2
00	P4.4
01	P2.0
10	P1.4
11	P6.1

XICFG: External Interrupt Configured Register

SFR Page = $0 \sim F$

SFR Address = 0xC1 RESET = 0000-0000

7	6	5	4	3	2	1	0
INT1IS.1	INT1IS.0	INT0IS.1	INT0IS.0	X3FLT	X2FLT	X1FLT	X0FLT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT1IS.1~0, nINT1 input selection bits which function is defined as following table.

INT1IS.1~0	Selected Port Pin of nINT1
00	P3.3
01	P3.1
10	P1.7
11	P4.1

Bit 5~4: INTOIS.1~0, nINTO input selection bits which function is defined as following table.

INT0IS.1~0	Selected Port Pin of nINT0
00	P3.2
01	P3.0
10	P1.6
11	P4.0

Bit 3: X3FLT, INT3 Filter Enable.

- 0: Disable a 3-clock filter for INT3 input. It remains the default INT3 function in MCU.
- 1: Enable a 3-clock filter for INT3 input.

Bit 2: X2FLT, INT2 Filter Enable.

- 0: Disable a 3-clock filter for INT2 input. It remains the default INT2 function in MCU.
- 1: Enable a 3-clock filter for INT2 input.

Bit 1: X1FLT, INT1 Filter Enable.

- 0: Disable a 3-clock filter for INT1 input. It remains the default INT1 function in MCU.
- 1: Enable a 3-clock filter for INT1 input.

Bit 0: X0FLT, INT0 Filter Enable.

- 0: Disable a 3-clock filter for INT0 input. It remains the default INT0 function in MCU.
- 1: Enable a 3-clock filter for INT0 input.

PCON1: Power Control Register 1

SFR Page = 0~F & P

SFR Address	= 0x97				POR = 00	10-0000	
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	0	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

Bit 4: RTCF, RTC overflow flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing ":0" is no operation.
- 1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.
- Bit 3: Reserved. Software must write "0" on this bit when PCON1 is written.

Bit 2: BOF1, Brown-Out Detection flag 1.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (2.2V).

Bit 0: WDTF, WDT overflow flag.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if a WDT overflow occurs.

AUXR3: Auxiliary Register 3

SFR Page = $0 \sim F$ SFR Address = $0 \times A4$

RESET = 0000-0000

0	0,01.						
7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

15. Timers/Counters

MG82F5B32 has three 16-bit Timers/Counters: Timer 0, Timer 1 and Timer 2. All of them can be configured as timers or event counters.


In the "timer" function, the timer rate is prescaled by 12 clock cycle to increase register value. In other words, it is to count the standard C51 machine cycle. AUXR2.T0X12, AUXR2.T1X12 and T2MOD.T2X12 are the function for Timer 0/1/2 to set the timer rate on every clock cycle. It performs at a speed 12 times than standard C51 timer function. Additional prescaler value, SYSCLK/48 and SYSCLK/192, can be selected by combining AUXR0.T0XL and T0X12 for Timer 0 clock input.


In the "counter" function, the register is increased in response to a 1-to-0 transition at its corresponding external input pin, T0, T1, T2 or T3. In this function, the external input is sampled by every timer rate cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register at the end of the cycle following the one in which the transition was detected.


15.1. Timer 0 and Timer 1


15.1.1. Timer 0/1 Mode 0

The timer register is configured as a PWM generator. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TFx. The counted input is enabled to the timer when TRx = 1 and either GATE=0 or INTx = 1. Mode 0 operation is the same for Timer0 and Timer1. The PWM function of Timer 0/1 is shown in Figure 15–1 and Figure 15–2.









15.1.2. Timer 0/1 Mode 1

Timer 0/1 in Mode1 is configured as a 16 bit timer or counter. The function of GATE, INTx and TRx is same as mode 0. Figure 15–3 and Figure 15–4 show the mode 1 structure of Timer 0 and Timer 1.

Figure 15-3. Timer 0 Mode 1 Structure






Figure 15-4. Timer 1 Mode 1 Structure




15.1.3. Timer 0/1 Mode 2

Mode 2 configures the timer register as an 8-bit counter (TLx) with automatic reload. Overflow from TLx not only set TFx, but also reload TLx with the content of THx, which is determined by software. The reload leaves THx unchanged. Mode 2 operation is the same for Timer0 and Timer1. Figure 15–5 and Figure 15–6 show the mode 2 structure of Timer 0 and Timer 1.

Figure 15-5. Timer 0 Mode 2 Structure







15.1.4. Timer 0/1 Mode 3

Timer1 in Mode3 will be held even if TR1 = 1.

Timer0 in Mode 3 set TL0 and TH0 as two separated 8-bit counters.


TL0 is controlled by the Timer0 control bits such like T0C/T, T0GATE, TR0, INT0 and TF0.

TH0 is locked into a timer function (can not be external event counter) and TR1 from Timer1 will be taken over to control the TH0. TH0 overflow will set the TF1 to trigger Timer1 interrupt.

In order to ensure TL1 does not malfunction, please set the Timer 1 to mode 3 before Timer 0 to set to mode 3.

Figure 15–7 shows the mode 3 structure of Timer 0.

Figure 15-7. Timer 0 Mode 3 Structure



15.1.5. Timer 0/1 Programmable Clock-Out

Timer 0 and Timer 1 have a Clock-Out Mode (while TxC/T=0 & TxCKOE=1). In this mode, Timer 0 or Timer 1 operates as 8-bit auto-reload timer for a programmable clock generator with 50% duty-cycle. The generated clocks come out on P3.4 (T0CKO) and P3.5 (T1CKO) individually. The input clock (SYSCLK/12, SYSCLK, SYSCLK/48 or SYSCLK/192) increases the 8-bit timer, TL0, in Timer 0 module. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, TL1, in Timer 1 module. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (TH0 and TH1) are loaded into (TL0, TL1) for the consecutive counting. Figure 15–8 and Figure 15–9 formula gives the formula of Timer 0 and Timer 1 clock-out frequency. Figure 15–10 and Figure 15–11 show the clock-out structure of Timer 0 and Timer 1.

Figure 15-8. Timer 0 clock out equation

```
; n=24, if {T0XL,T0X12}=00
; n=2, if {T0XL,T0X12}=01
; n=96, if {T0XL,T0X12}=10
; n=384, if {T0XL,T0X12}=11
; C/T = 0
```

Figure 15-9. Timer 0 clock out equation

Note:

- (1) Timer 0/1 overflow flag, TF0/1, will be set when Timer 0/1 overflows but not generate interrupt.
- (2) For SYSCLK=12MHz & TxX12=0, Timer 0/1 has a programmable output frequency range from 1.95KHz to 500KHz
- (3) For SYSCLK=12MHz & TxX12=1, Timer 0/1 has a programmable output frequency range from 23.43KHz to 6MHz.
- (4) For SYSCLK=12MHz, T0X12=0 & T0XL=1, Timer 0 has a programmable output frequency range from 488Hz to 125KHz.
- (5) For SYSCLK=12MHz, TxX12=1 & T0XL=1, Timer 0 has a programmable output frequency range from 122Hz to 31.25KHz.

Figure 15-10. Timer 0 in Clock Output Mode





Figure 15-11. Timer 1 in Clock Output Mode



How to Program Timer 0/1 in Clock-out Mode

- Select AUXR2.T0X12 and AUXR0.T0XL bits decide the Timer 0 clock source. Or select T1X12 in AUXR2 register
 to decide the Timer 1 clock source.
- Set T0CKOE/T1CKOE bit in AUXR2 register.
- · Clear TxC/T bit in TMOD register.
- Determine the 8-bit reload value from the formula and enter it in the TH0/TH1 register.
- Enter the same reload value as the initial value in the TL0/TL1 register.
- Set TR0/TR1 bit in TCON register to start the Timer 0/1.

In the Clock-Out mode, Timer 0/1 rollovers will not generate an interrupt. This is similar to when Timer 1 is used as a baud-rate generator. It is possible to use Timer 1 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 1.

15.1.6. Timer 0/1 Register

TCON: Timer/Counter Control Register

SFR Page	= U~F						
SFR Addres	ss = 0x88				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF1, Timer 1 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software.

1: Set by hardware on Timer/Counter 1 overflow, or set by software.

Bit 6: TR1, Timer 1 Run control bit.

0: Cleared by software to turn Timer/Counter 1 off.

1: Set by software to turn Timer/Counter 1 on.

Bit 5: TF0, Timer 0 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software.

1: Set by hardware on Timer/Counter 0 overflow, or set by software.

Bit 4: TR0, Timer 0 Run control bit.

0: Cleared by software to turn Timer/Counter 0 off.

1: Set by software to turn Timer/Counter 0 on.

TMOD: Timer/Counter Mode Control Register

←	Time	er1		←	Tim	er0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0
7	6	5	4	3	2	1	0
SFR Address	s = 0x89				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7: T1GATE, Gating control for Timer 1.

0: Disable gating control for Timer 1.

1: Enable gating control for Timer 1. When set, Timer 1 or Counter 1 is enabled only when nINT1 pin is high and TR1 control bit is set.

Bit 6: T1C/T, Timer 1 for Counter function selector.

0: Clear for Timer operation, input from internal system clock.

1: Set for Counter operation, input form T1 input pin.

Bit 5~4: T1M1~T1M0, Timer 1 operating mode selection.

T1M1	T1M0	Timer 1 Operating Mode
0	0	8-bit PWM generator for Timer1
0	1	16-bit timer/counter for Timer1
1	0	8-bit timer/counter with automatic reload for Timer1
1	1	Timer/Counter1 Stopped

Bit 3: T0GATE, Gating control for Timer 0.

0: Disable gating control for Timer 0.

1: Enable gating control for Timer 0. When set, Timer 0 or Counter 0 is enabled only when nINT0 pin is high and TR0 control bit is set.

Bit 2: T0C/T, Timer 0 for Counter function selector.

- 0: Clear for Timer operation, input from internal system clock.
- 1: Set for Counter operation, input form T0 input pin.

Bit 1~0: T0M1~T0M0, Timer 0 operating mode selection.

T0M1	T0M0	Timer 0 Operating Mode
0	0	8-bit PWM generator for Timer0
0	1	16-bit timer/counter for Timer0
1	0	8-bit timer/counter with automatic reload for Timer0
1	1	TL0 is 8-bit timer/counter, TH0 is locked into 8-bit timer

TL0: Timer 0 Low byte Register

SFR Page = 0~F SFR Address = 0x8A

RESET = 0000-0000

	0,,0,,						
7	6	5	4	3	2	1	0
TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH0: Timer 0 High byte Register

SFR Page

= 0~F

SFR	Address	= 0x8C

RESET = 0000-0000

Of It / taarco.	3 - 0,000				INDUE I	0000 0000	
7	6	5	4	3	2	1	0
TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
DAM	D/M	DΛM	D/M	D/M	D/M	D/M	D/M

TL1: Timer 1 Low byte Register

SFR Page

= 0~F

SFR Address = 0x8B

7	6	5	4	3	2	1	0
TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
R/W							

TH1: Timer 1 High byte Register

SFR Page

= 0~F

SFR Address = 0x8D

RESET :	= 0000-	-0000
---------	---------	-------

7	6	5	4	3	2	1	0
TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
R/W							

AUXR2: Auxiliary Register 2

SFR Page

= 0~F

	= 0000-0000
$P \vdash S \vdash I$	— (1010111-01010101

SFR Address	s = 0xA3				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: T1X12, Timer 1 clock source selector while T1C/T= 0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 2: T0X12, Timer 0 clock source selector while T0C/T= 0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

T0XL, T0X12	Timer 0 Clock Selection
0 0	SYSCLK/12
0 1	SYSCLK
1 0	SYSCLK/48
1 1	SYSCLK/192

Bit 1: T1CKOE, Timer 1 Clock Output Enable.

0: Disable Timer 1 clock output.

1: Enable Timer 1 clock output on P3.5.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.

0: Disable Timer 0 clock output.

1: Enable Timer 0 clock output on P3.4.

15.2. Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by C/T2 in T2CON register. Timer 2 has four operating modes: Capture, Auto-Reload (up or down counting), Baud Rate Generator and Programmable Clock-Out, which are selected by bits in the T2CON and T2MOD registers.

15.2.1. Capture Mode (CP)

In the capture mode there are two options selected by bit EXEN2 in T2CON. If EXEN2=0, Timer 2 is a 16-bit timer or counter which, upon overflow, sets bit TF2 (Timer 2 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 still does the above, but with the added feature that a 1-to-0 transition or a 0-to-1 transition at external input T2EX causes the current value in the Timer 2 registers, TH2 and TL2, to be captured into registers RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and the EXF2 bit (like TF2) can generate an interrupt which vectors to the same location as Timer 2 overflow interrupt. The capture mode is illustrated in Figure 15–12. If CPAZ = 1, the {TH2, TL2} will be automatically set to zero when capture event occurs. The function is illustrated in Figure 15–13.







Figure 15-13. Timer 2 in Capture Mode with Auto-Zero (CPAZ=1)



15.2.2. Auto-Reload Mode (AR)

Figure 15–14 shows DCEN=0, which enables Timer 2 to count up automatically. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by firmware. If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1. T2EXH performs the same function as EXEN2 but it enables the detecting a 0-to-1 transition at input T2EX.

Figure 15-14. Timer 2 in Auto-Reload Mode (DCEN=0)





Figure 15–15 shows DCEN=1, which enables Timer 2 to count up or down. This mode allows pin T2EX to control the counting direction. When a logic 1 is applied at pin T2EX, Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt if the interrupt is enabled. This overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2. A logic 0 applied to pin T2EX causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. This underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2. In this mode, the T2EX controlled polarity is inverted by T2EXH.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode.





15.2.3. Baud-Rate Generator Mode (BRG)

Bits TCLK and/or RCLK in T2CON register allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK=0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK=1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 15–16 shows the Timer 2 in baud rate generation mode to generate RX Clock and TX Clock into UART engine (See Figure 16–6.). The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by firmware.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK=1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable bit) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented at 1/2 the system clock or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Note:

Refer to Section "16.7.3 Baud Rate in Mode 1 & 3" to get baud rate setting value when using Timer 2 as the baud rate generator.

Figure 15-16. Timer 2 in Baud-Rate Generator Mode <u>÷</u>2 Timer 1 Overflow RX Clock SMOD1 **RCIK** 16-bit Up Counter SYSCLK /2 Overflow TL2 TH2 SYSCLK (8 Bits) (8 Bits) T2 Pin TX Clock T2X12 C/T2 TR2 Reload **TCLK** EXEN2 Timer 2 Overflow (T2OF) RCAP2L RCAP2H 1. to T2CKO T2EX Pin II RCO Timer 2 EXF2 Interrupt T2EXS0 T2EXH

15.2.4. Timer 2 Programmable Clock Output

Timer 2 has a Clock-Out Mode (while CP/RL2=0 & T2OE=1). In this mode, Timer 2 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on T2CKO port pin. The input clock (SYSCLK/2 or SYSCLK) increments the 16-bit timer (TH2, TL2). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP2H, RCAP2L) are loaded into (TH2, TL2) for the consecutive counting. Figure 15–17 gives the formula of Timer 2 clock-out frequency: Figure 15–18 shows the clock structure of Timer 2.


Figure 15-17. Timer 2 clock out equation

```
T2 Clock-out Frequency = SYSCLK Frequency ; n=4, if T2X12=0 ; n=2, if T2X12=1
```

Note:

- (1) Timer 2 overflow flag, TF2, will be set when Timer 2 overflows but not generate interrupt.
- (2) For SYSCLK=12MHz & T2X12=0, Timer 2 has a programmable output frequency range from 45.7Hz to 3MHz.
- (3) For SYSCLK=12MHz & T2X12=1, Timer 2 has a programmable output frequency range from 91.5Hz to 6MHz.

Figure 15-18. Timer 2 in Clock-Out Mode



How to Program Timer 2 in Clock-out Mode

- Select T2X12 bit in T2MOD register to decide the Timer 2 clock source.
- · Set T2OE bit in T2MOD register.
- · Clear C/T2 bit in T2CON register.
- Determine the 16-bit reload value from the formula and enter it in the RCAP2H and RCAP2L registers.
- Enter the same reload value as the initial value in the TH2 and TL2 registers.
- Set TR2 bit in T2CON register to start the Timer 2.

In the Clock-Out mode, Timer 2 rollovers will not generate an interrupt. This is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 2.

15.2.5. Timer 2 Register

T2CON: Timer 2 Control Register

SFR Page = $0 \sim F$ SFR Address = $0 \times C8$

RESET	= 0000-0000
INLOLI	_ 0000-0000

OI IX / taai oo	<u> </u>				INDUE I	0000 0000	
7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF2, Timer 2 overflow flag.

0: TF2 must be cleared by software.

1: TF2 is set by a Timer 2 overflow happens. TF2 will not be set when either RCLK=1 or TCLK=1.

Bit 6: EXF2, Timer 2 external flag.

0: EXF2 must be cleared by software.

1: Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX pin and EXEN2=1 or a positive transition on T2EX and T2EXH=1. When Timer 2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 does not cause an interrupt in up/down mode (DCEN = 1).

Bit 5: RCLK, Receive clock flag.

0: Causes Timer 1 overflow to be used for the receive clock.

1: Causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3.

Bit 4: TCLK. Transmit clock flag.

0: Causes Timer 1 overflows to be used for the transmit clock.

1: Causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3.

Bit 3: EXEN2, Timer 2 external enable flag on a negative transition of T2EX pin.

0: Cause Timer 2 to ignore negative transition events at T2EX pin.

1: Allows a capture or reload to occur as a result of a 1-to-0 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.

Bit 2: TR2, Timer 2 Run control bit.

0: Stop the Timer 2.

1: Start the Timer 2.

Bit 1: C/T2, Timer or counter selector.

0: Select Timer 2 as internal timer function.

1: Select Timer 2 as external event counter (falling edge triggered).

Bit 0: CP/-RL2, Capture/Reload flag.

0: Auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX pin when EXEN2=1.

1: Captures will occur on negative transitions at T2EX pin if EXEN2=1.

When either RCLK=1 or TCLK=1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

T2MOD: Timer 2 Mode Register

SFR Page = $0 \sim F$

SFR Address	s = 0xC9	RESET= 0000-0000					
7	6	5	4	3	2	1	0
0	0	T2EXH	T2X12	0	CPAZ	T2OE	DCEN2
W	W	R/W	R/W	W	R/W	R/W	R/W

Bit 7~6: Reserved. Software must write "0" on these bits when T2MOD is written.

Bit 5: T2EXH, Timer 2 external enable flag on a positive transition of T2EX pin.

0: Cause Timer 2 to ignore positive transition events at T2EX pin.

1: Allows a capture or reload to occur as a result of a 0-to1 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.

Bit 4: T2X12, Timer 2 clock source selector.

- 0: Select SYSCLK/12 as Timer 2 clock source while T2CON.C/T2 = 0 in Capture Mode and Auto-Reload Mode. If in Baud-Rate Generator mode, it selects the SYSCLK/2 as Timer 2 clock source while T2CON.C/T2 = 0.
- 1: Select SYSCLK as Timer 2 clock source while T2CON.C/T2 = 0 in Capture Mode and Auto-Reload. If in Baud-Rate Generator mode, it selects the SYSCLK as Timer 2 clock source while T2CON.C/T2 = 0.

Bit 3: Reserved. Software must write "0" on this bit when T2MOD is written.

Bit 2: CPAZ, Timer 2 Auto-Zero function in capture mode.

0: Disable Timer 2 capture mode with auto-zero function.

1: Enable Timer 2 capture mode with auto-zero function.

Bit 1: T2OE, Timer 2 clock-out enable bit.

0: Disable Timer 2 clock output.

1: Enable Timer 2 clock output.

Bit 0: DCEN2, Timer 2 down-counting enable bit.

0: Timer 2 always keeps up-counting.

1: Enable Timer 2 down-counting ability.

When the DCEN2 is cleared, which makes the function of Timer 2 as the same as the standard 8052 (always counts up). When DCEN2 is set, Timer 2 can count up or count down according to the logic level of the T2EX pin (P1.1). Table 15–1 shows the operation modes of Timer 2.

Table 15-1. T2 Mode

TR2	T2OE	RCLK + TCLK	CP/-RL2	DCEN2	Mode
0	0	х	Х	х	(off)
1	1	0	0	0	Timer 2 Clock output (C/T2=0)
1	0	1	0	0	Baud-Rate generator
1	1	1	0	0	Clock output & Baud-Rate Generator (C/T2=0)
1	0	0	1	0	16-bit capture
1	0	0	0	0	16-bit auto-reload (counting-up only)
1	0	0	0	1	16-bit auto-reload (counting-up or counting-down)

TL2: Timer 2 Low byte Register

SFR Page = $0 \sim F$ SFR Address = $0 \times CC$

SFR Address	= 0xCC	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH2: Timer 2 High byte Register

SFR Page = $0 \sim F$ SFR Address = $0 \times CD$

<u> </u>	0,102				.,	0000 0000	
7	6	5	4	3	2	1	0
TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RCAP2L: Timer 2 Capture Low byte Register

SFR Page = $0 \sim F$ SFR Address = $0 \times CA$

7	6	5	4	3	2	1	0
RCAP2L.7	RCAP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.1
R/W							

RESET = 0000-0000

RESET = 0000-0000

RCAP2H: Timer 2 Capture High byte Register
SFR Page = 0~F
SFR Address = 0xCB RESET = 0000-0000

	• • • • • •						
7	6	5	4	3	2	1	0
RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

AUXR4: Auxiliary Register 4
SFR Page = 0 only
SFR Address = 0xC2

RESET = 0000-0000

7	6	5	4	3	2	1	0
I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: T2EXS0, Timer 2 capture source Selection 0.

T2EXS0	Timer 2 Capture Source
0	T2EX pin
1	ILRCO


16. Serial Port 0 (UART0)

The serial port 0 of MG82F5B32 support full-duplex transmission, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at special function register S0BUF. Writing to S0BUF loads the transmit register, and reading from S0BUF accesses a physically separate receive register.

The serial port can operate in **5** modes: Mode 0 provides *synchronous* communication while Modes 1, 2, and 3 provide *asynchronous* communication. The asynchronous communication operates as a full-duplex Universal Asynchronous Receiver and Transmitter (UART), which can transmit and receive simultaneously and at different baud rates. **Mode 4** in UART0 supports SPI master operation which data rate setting is same as Mode 0.

Mode 0: 8 data bits (LSB first) are transmitted or received through RXD0. TXD0 always outputs the shift clock. The baud rate can be selected to 1/12 or 1/4 the system clock frequency by URM0X3 setting in S0CFG register. In **MG82F5B32**, the clock polarity of serial port Mode 0 can be selected by software. It is decided by P3.1 state before serial data shift in or shift out. Figure 16–4 and Figure 16–5 show the clock polarity waveform in Mode 0.


Mode 1: 10 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), and a stop bit (1), as shown in Figure 16–1. On receive, the stop bit would be loaded into RB80 in S0CON register. The baud rate is variable.





Mode 2: 11 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1), as shown in Figure 16–2. On Transmit, the 9th data bit comes from TB80 in S0CON register can be assigned the value of 0 or 1. On receive, the 9th data bit would be loaded into RB80 in S0CON register, while the stop bit is ignored. The baud rate can be configured to 1/32 or 1/64 the system clock frequency.

Figure 16-2. Mode 2, 3 Data Frame



Mode 3: Mode 3 is the same as Mode 2 except the baud rate is variable.

Mode 4: Mode 4 in S0 supports the SPI master mode. TXD0 always outputs the shift clock as SPICLK. The SPI clock rate can be selected to 1/12 or 1/4 of the system clock frequency by URM0X3 setting in S0CFG register. In MG82F5B32, the clock polarity of serial port Mode 0 can be selected by software. It is decided by P3.1 state before serial data shift in or shift out. The 8 bits of SPI master output data, MOSI, are transmitted through RXD0. The SPI MISO function is designed on S0MI in MG82F5B32. To find the detailed information on mode 4, please refer Section "16.8 Serial Port 0 Mode 4 (SPI Master)".

In all **five** modes, transmission is initiated by any instruction that uses S0BUF as a destination register. In Mode 0 and Mode 4, reception is initiated by the condition RI0=0 and REN0=1. In the other modes, reception is initiated by the incoming start bit with 1-to-0 transition if REN0=1.

In addition to the standard operation, the UART0 can perform framing error detection by looking for missing stop bits, and automatic address recognition.

16.1. Serial Port 0 Mode 0

Serial data enters and exits through RXD0. TXD0 outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The shift clock source can be selected to 1/12 or 1/4 the system clock frequency by **URM0X3** setting in S0CFG register. Figure 16–3 shows a simplified functional diagram of the serial port 0 in Mode 0.


Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal triggers the UART0 engine to start the transmission. The data in the S0BUF would be shifted into the RXD0(P3.0) pin by each raising edge shift clock on the TXD0(P3.1) pin. After eight raising edge of shift clocks passing, Tl0 would be asserted by hardware to indicate the end of transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated. Figure 16–4 shows the transmission waveform in Mode 0.


Reception is initiated by the condition REN0=1 and RI0=0. At the next instruction cycle, the Serial Port 0 Controller writes the bits 111111110 to the receive shift register, and in the next clock phase activates Receive.

Receive enables Shift Clock which directly comes from RX Clock to the alternate output function of TXD0 pin. When Receive is active, the contents on the RXD0 pin would be sampled and shifted into shift register by falling edge of shift clock. After eight falling edge of shift clock, RI0 would be asserted by hardware to indicate the end of reception. Figure 16–5 shows the reception waveform in Mode 0.

When TXD0 is assigned on P3.1, the clock polarity can be selected by software setting on P3.1 data latch before serial transfer shifted. If P3.1 is set to logic high, the clock polarity is same as standard 8051. If P3.1 data latch is cleared to logic low, the clock polarity is inverted to standard 8051 UART Mode 0.

Figure 16-3. Serial Port 0 Mode 0 SYSCLK 80C51 Internal BUS ÷12 Write "0' S0BUF URM0X3 **RXD0** Alternated TX Clock **TXBUF** for Input/output Function RX Clock RXBUE **UART** engine TXD0 Alternated Shift-clock for output RXSTART RFN0 Function RIO Serial Port 0 Interrupt TIO вті System Flag Interrupt UTIE Read S0BUF ESF 80C51 Internal BUS





16.2. Serial Port 0 Mode 1

10 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB80 in S0CON. The baud rate is determined by the Timer 1 or Timer 2 overflow rate. Figure 16–1 shows the data frame in Mode 1 and Figure 16–6 shows a simplified functional diagram of the serial port in Mode 1.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal requests the UART0 engine to start the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the raising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 16–1 and data width depend on TX Clock. After the end of 8th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated.

Reception is initiated when Serial Port 0 Controller detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in Serial Port 0 Controller. After the end of STOP-bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load STOP-bit into RB80 in S0CON register.

Figure 16-6. Serial Port Mode 1, 2, 3 Mode 2 Mode 1.3 clock source clock source Timer 2 Timer 1 80C51 Internal BUS SYSCLK/2 Write S0BUF **÷** 2 **÷** 2 SM00 "0" "0" TXBU TXD0 SM10 SMOD1 TB80 SMOD2 RXBUE RXD0 - TCLK RI0 Serial Port 0 ÷16 **UART** engine Interrupt TIO BTI "0" SM10 System Flag -- RCLK UTIE Interrupt RCK RX Clock ÷16 STOP-Bit ESF RB80 SM10 S0BUF 80C51 Internal BUS

16.3. Serial Port 0 Mode 2 and Mode 3

11 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB80) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB80 in SOCON. The baud rate is programmable to select one of 1/16, 1/32 or 1/64 the system clock frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.


Figure 16–2 shows the data frame in Mode 2 and Mode 3. Figure 16–5 shows a functional diagram of the serial port in Mode 2 and Mode 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

The "write to S0BUF" signal requests the Serial Port 0 Controller to load TB80 into the 9th bit position of the transmit shit register and starts the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the raising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 16–2 and data width depend on TX Clock. After the end of 9th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated.

Reception is initiated when the UART0 engine detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in UART0 engine. After the end of 9th data bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load the 9th data bit into RB80 in S0CON register.

16.4. Frame Error Detection

When used for framing error detection, the UART0 looks for missing stop bits in the communication. A missing stop bit will set the FE bit in the S0CON register. The FE bit shares the S0CON.7 bit with SM00 and the function of S0CON.7 is determined by SMOD0 bit (PCON.6). If SMOD0 is set then S0CON.7 functions as FE. S0CON.7 functions as SM00 when SMOD0 is cleared. When S0CON.7 functions as FE, it can only be cleared by firmware. Refer to Figure 16–7.




16.5. Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications as shown in Figure 16–8. In these two modes, 9 data bits are received. The 9th bit goes into RB80. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB80=1. This feature is enabled by setting bit SM20 (in SOCON register). A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM20=1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and check if it is being addressed. The addressed slave will clear its SM20 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM20 set and go on about their business, ignoring the coming data bytes.

SM20 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM20=1, the receive interrupt will not be activated unless a valid stop bit is received.



16.6. Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART0 to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of firmware overhead by eliminating the need for the firmware to examine every serial address which passes by the serial port. This feature is enabled by setting the SM20 bit in SOCON.

In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI0) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 16–9. The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM20 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address. Mode 0 is the Shift Register mode and SM20 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN.

SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others.

The following examples will help to show the versatility of this scheme:

Slave 0	Slave 1
SADDR = 1100 0000	SADDR = 1100 0000
SADEN = 1111 1101	SADEN = 1111 1110
Given = 1100 00X <mark>0</mark>	Given = $1100\ 000X$

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.


In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	Slave 1	Slave 2
SADDR = 1100 0000	SADDR = 1110 0000	SADDR = 1110 0000
SADEN = 1111 1001	SADEN = 1111 1010	SADEN = 1111 1100
Given = 1100 0XX <mark>0</mark>	Given = 1110 0X <mark>0</mark> X	Given = 1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0xA9) and SADEN (SFR address 0xB9) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the micro-controller to use standard 80C51 type UART drivers which do not make use of this feature.



Note:

- (1) After address matching (addr_match=1), Clear SM20 to receive data bytes
- (2) After all data bytes have been received, Set SM20 to wait for next address.

16.7. Baud Rate Setting

Bits T2X12 (T2MOD.4), T1X12 (AUXR2.3), URM0X3 (S0CFG.5) and SMOD2 (S0CFG.6) provide a new option for the baud rate setting, as listed below.

16.7.1. Baud Rate in Mode 0

Mode 0 Baud Rate =
$$\frac{F_{\text{SYSCLK}}}{n}$$
; n=12, if URM0X3=0; n=4, if URM0X3=1

Note:

If URM0X3=0, the baud rate formula is as same as standard 8051.

16.7.2. Baud Rate in Mode 2

Mode 2 Baud Rate =
$$\frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{64} \times F_{\text{SYSCLK}}$$

Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 16–1 defines the Baud Rate setting with SMOD2 factor in Mode 2 baud rate generator.

Table 16-1. SMOD2 application criteria in Mode 2

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate X2	Enhanced function	± 2%
1	1	Double Baud Rate X4	Enhanced function	± 1%

16.7.3. Baud Rate in Mode 1 & 3

16.7.3.1 Using Timer 1 as the Baud Rate Generator

Mode 1, 3 Baud Rate =
$$\frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{32} \times \frac{F_{\text{SYSCLK}}}{12 \times (256 - \text{TH1})} ; \text{T1X12=0}$$

$$\text{or} = \frac{2^{\text{SMOD1}} \times 2^{(\text{SMOD2} \times 2)}}{32} \times \frac{F_{\text{SYSCLK}}}{12 \times (256 - \text{TH1})} ; \text{T1X12=1}$$

Note:

- 1. When using Timer1 as baud rate generator, Timer 0 and Timer 1 can not be set as Mode 3.
- If SMOD2=0, T1X12=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an
 enhanced function for baud rate setting. Table 16–2 defines the Baud Rate setting with SMOD2 factor in Timer
 1 baud rate generator.

Table 16–2. SMOD2 application criteria in Mode 1 & 3 using Timer 1

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate X2	Enhanced function	± 2%
1	1	Double Baud Rate X4	Enhanced function	± 1%

Table 16–3 ~ Table 16–18 list various commonly used baud rates and how they can be obtained from Timer 1 in its 8-Bit Auto-Reload Mode.

Table 16-3. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz

ne 10 0. Timer 1 0	TH1 , the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	232	208	0.0%					
2400	244	232	0.0%	112		0.0%		
4800	250	244	0.0%	184	112	0.0%		
9600	253	250	0.0%	220	184	0.0%		
14400	254	252	0.0%	232	208	0.0%		
19200		253	0.0%	238	220	0.0%		
28800	255	254	0.0%	244	232	0.0%		
38400				247	238	0.0%		
57600		255	0.0%	250	244	0.0%		
115200				253	250	0.0%		
230400					253	0.0%		

Table 16-4. Timer 1 Generated High Baud Rates @ Fsysclk =11.0592MHz

	TH1 , the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K		255	0.0%	250	244	0.0%		
460.8K				253	250	0.0%		
691.2K				254	252	0.0%		
921.6K					253	0.0%		
1.3824M				255	254	0.0%		
2.7648M					255	0.0%		

Table 16-5. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

ne 10–5. Tillier 1 G	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	208	160	0.0%					
2400	232	208	0.0%			0.0%		
4800	244	232	0.0%	112		0.0%		
9600	250	244	0.0%	184	112	0.0%		
14400	252	248	0.0%	208	160	0.0%		
19200	253	250	0.0%	220	184	0.0%		
28800	254	252	0.0%	232	208	0.0%		
38400		253	0.0%	238	220	0.0%		
57600	255	254	0.0%	244	232	0.0%		
115200		255	0.0%	250	244	0.0%		
230400				253	250	0.0%		
460800					253	0.0%		

Table 16–6. Timer 1 Generated High Baud Rates @ Fsysclk=22.1184MHz

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
460.8K		255	0.0%	250	244	0.0%		
691.2K			-	252	248	0.0%		
921.6K			ı	253	250	0.0%		
1.3824M			ı	254	252	0.0%		
1.8432M					253	0.0%		
2.7648M			-	255	254	0.0%		
5.5296M					255	0.0%		

Table 16-7. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error		
1200	230	204	0.16%					
2400	243	230	0.16%	100		0.16%		
4800		243	0.16%	178	100	0.16%		
9600				217	178	0.16%		
14400				230	204	0.16%		
19200					217	0.16%		
28800				243	230	0.16%		
38400				246	236	2.34%		
57600					243	0.16%		
115200								

Table 16-8. Timer 1 Generated High Baud Rates @ Fsysclk=12.0MHz

$\tilde{}$	TO TO THIRD I CONTRACT HIGH Educa Matter C 1 3/30ER 12/0/1/12								
		TH1, the Reload Value							
	Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
		SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
	115.2K				243	230	0.16%		
	230.4K			-		243	0.16%		
	460.8K								

Table 16-9. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error		
1200	204	152	0.16%					
2400	230	204	0.16%					
4800	243	230	0.16%	100		0.16%		
9600		243	0.16%	178	100	0.16%		
14400				204	152	0.16%		
19200				217	178	0.16%		
28800				230	204	0.16%		
38400					217	0.16%		

57600	 	 243	230	0.16%
115200	 	 	243	0.16%

Table 16–10. Timer 1 Generated High Baud Rates @ Fsysclk=24.0MHz

Baud Rate	TH1, the Reload Value							
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K				243	230	0.16%		
460.8K		-			243	0.16%		
691.2K		-						
921.6K								

Table 16-11. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz

ble 10-11. Timer 1 Generated Commonly Osed Badd Nates @ FSYSCLK=29.4912Wi12									
	TH1, the Reload Value								
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	192	128	0.0%						
2400	224	192	0.0%						
4800	240	224	0.0%	64		0.0%			
9600	248	240	0.0%	160	64	0.0%			
14400				192	128	0.0%			
19200	252	248	0.0%	208	160	0.0%			
28800				224	192	0.0%			
38400				232	208	0.0%			
57600				240	224	0.0%			
115200				248	240	0.0%			
230.4K				252	248	0.0%			
460.8K				254	252	0.0%			
921.6K		-		255	254	0.0%			
1.8432M					255	0.0%			

Table 16-12. Timer 1 Generated High Baud Rates @ Fsysclk=29.4912MHz

Baud Rate	TH1, the Reload Value							
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1.8432M				254	252	0.0%		
2.7648M								
3.6864M					254			

Table 16–13. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz

	TH1, the Reload Value								
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	160	64	0.0%						
2400	208	160	0.0%						
4800	232	208	0.0%						
9600	244	232	0.0%	112		0.0%			
14400	248	240	0.0%	160	64	0.0%			
19200	250	244	0.0%	184	112	0.0%			
28800	252	248	0.0%	208	160	0.0%			
38400	253	250	0.0%	220	184	0.0%			
57600	254	252	0.0%	232	208	0.0%			
115200	255	254	0.0%	244	232	0.0%			
230.4K		255	0.0%	250	244	0.0%			
460.8K				253	250	0.0%			
921.6K					253	0.0%			
2.7648M					255	0.0%			

Table 16–14. Timer 1 Generated High Baud Rates @ F_{SYSCLK}=44.2368MHz

	TH1 , the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
2.7648M				254	252	0.0%		
3.6864M					253	0.0%		
5.5296M	-				254	0.0%		

Table 16-15. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=32MHz

nie 10-13. Tilliei 1 Generateu Commoniy Oseu Bauu Nates © 1 SYSCLK-32IVITZ									
	TH1 , the Reload Value								
Baud Rate	T1X12=0 & SMOD2=0			T1X12	2=1 & SMOD2	=0			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	187	118	0.64%						
2400	221	186	-0.79%						
4800	239	222	2.12%	48		0.16%			
9600		239	2.12%	152	48	0.16%			
14400				187	118	0.64%			
19200				204	152	0.16%			
28800				221	186	-0.79%			
38400				230	204	0.16%			
57600				239	222	2.12%			
115200					239	2.12%			

Table 16–16. Timer 1 Generated High Baud Rates @ Fsysclk=32MHz

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
38400				152	48	0.16%		
57600					117	-0.08%		
115200					187	0.64%		
230.4K					221	-0.79%		

Table 16-17. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz

	TH1, the Reload Value								
Baud Rate	T1X1:	2=0 & SMOD2=	T1X12=1 & SMOD2=0						
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	152	48	0.16%						
2400	204	152	0.16%						
4800	230	204	0.16%						
9600	243	230	0.16%	100		0.16%			
14400		239	2.12%	152	48	0.16%			
19200		243	0.16%	178	100	0.16%			
28800				204	152	0.16%			
38400				217	178	0.16%			
57600				230	204	0.16%			
115200				243	230	0.16%			
230.4K					243	0.16%			

Table 16–18. Timer 1 Generated High Baud Rates @ F_{SYSCLK}=48.0MHz

TO TO TO. THIRD I CONCINCION HIGH BANK NALOS & TSTSCER TO SOM IZ								
Baud Rate	TH1, the Reload Value							
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
230.4K	(230	204	0.16%	
460.8K	(243	230	0.16%	
921.6K	(243	0.16%	
460.8K	(230 243	230		

16.7.3.2 Using Timer 2 as the Baud Rate Generator

When Timer 2 is used as the baud rate generator (either TCLK or RCLK in T2CON is '1'), the baud rate is as follows.

Mode 1, 3 Baud Rate =
$$\frac{2^{\text{SMOD2 X (SMOD1 + 1)}} \text{ x } F_{\text{SYSCLK}}}{32 \text{ x (65536 - (RCAP2H, RCAP2L))}}; T2X12=0$$

$$or = \frac{2^{\text{SMOD2 X (SMOD1 + 1)}} \text{ x } F_{\text{SYSCLK}}}{16 \text{ x (65536 - (RCAP2H, RCAP2L))}}; T2X12=1$$

Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 16–19 defines the Baud Rate setting with SMOD2 factor in Timer 2 baud rate generator.

Table 16-19. SMOD2 application criteria in Mode 1 & 3 using Timer 2

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)	
0	Х	Default Baud Rate	Standard function	± 3%	
1	0	Double Baud Rate	Enhanced function	± 3%	
1	1	Double Baud Rate X2	Enhanced function	± 2%	

Table 16–20 ~ Table 16–35 list various commonly used baud rates and how they can be obtained from Timer 2 in its Baud-Rate Generator Mode.

Table 16–20. Timer 2 Generated Commonly Used Baud Rates @ F_{SYSCLK}=11.0592MHz

DIE 10-20. Tilliel 2 Generated Commonly Osed Badd Rates @ FSYSCLK=11.0592Nin2								
	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	65248	65248	0.0%	64960	64960	0.0%		
2400	65392	65392	0.0%	65248	65248	0.0%		
4800	65464	65464	0.0%	65392	65392	0.0%		
9600	65500	65500	0.0%	65464	65464	0.0%		
14400	65512	65512	0.0%	65488	65488	0.0%		
19200	65518	65518	0.0%	65500	65500	0.0%		
28800	65524	65524	0.0%	65512	65512	0.0%		
38400	65527	65527	0.0%	65518	65518	0.0%		
57600	65530	65530	0.0%	65524	65524	0.0%		
115200	65533	65533	0.0%	65530	65530	0.0%		
230400				65533	65533	0.0%		

Table 16-21. Timer 2 Generated High Baud Rates @ Fsysclk=11.0592MHz

o to 21. Timor 2 Goriorated Fight Bada Frates C F 515CER - 11.00021W12								
	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K	65533	65530	0.0%	65530	65524	0.0%		
460.8K		65533	0.0%	65533	65530	0.0%		
691.2K	65535	65534	0.0%	65534	65532	0.0%		
921.6K					65533	0.0%		
1.3824M		65535	0.0%	65535	65534	0.0%		
2.7648M					65535	0.0%		

Table 16–22. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12	2=0 & SMOD2=0	T2X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	64960	64960	0.0%	64384	64384	0.0%		
2400	65248	65248	0.0%	64960	64960	0.0%		
4800	65392	65392	0.0%	65248	65248	0.0%		
9600	65464	65464	0.0%	65392	65392	0.0%		
14400	65488	65488	0.0%	65440	65440	0.0%		
19200	65500	65500	0.0%	65464	65464	0.0%		
28800	65512	65512	0.0%	65488	65488	0.0%		
38400	65518	65518	0.0%	65500	65500	0.0%		
57600	65524	65524	0.0%	65512	65512	0.0%		
115200	65530	65530	0.0%	65524	65524	0.0%		
230400	65533	65533	0.0%	65530	65530	0.0%		
460800				65533	65533	0.0%		

Table 16–23. Timer 2 Generated High Baud Rates @ F_{SYSCLK}=22.1184MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12	2=0 & SMOD2=) & SMOD2=1		T2X12=1 & SMOD2=1			
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
460.8K	65533	65530	0.0%	65530	65524	0.0%		
691.2K	65534	65532	0.0%	65532	65528	0.0%		
921.6K		65533	0.0%	65533	65530	0.0%		
1.3824M	65535	65534	0.0%	65534	65532	0.0%		
1.8432M		-			65533	0.0%		
2.7648M		65535	0.0%	65535	65534	0.0%		
5.5296M					65535	0.0%		

Table 16-24. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0			
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error	
1200	65224	65224	0.16%	64912	64912	0.16%	
2400	65380	65380	0.16%	65224	65224	0.16%	
4800	65458	65458	0.16%	65380	65380	0.16%	
9600	65497	65497	0.16%	65458	65458	0.16%	
14400	65510	65510	0.16%	65484	65484	0.16%	
19200	65516	65516	2.34%	65497	65497	0.16%	
28800	65523	65523	0.16%	65510	65510	0.16%	
38400				65516	65516	2.34%	
57600				65523	65523	0.16%	
115200							

Table 16–25. Timer 2 Generated High Baud Rates @ F_{SYSCLK}=12.0MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
115.2K		65523	0.16%	65523	65510	0.16%		
230.4K					65523	0.16%		
460.8K								

Table 16-26. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0				
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error		
1200	64912	64912	0.16%	64288	64288	0.16%		
2400	65224	65224	0.16%	64912	64912	0.16%		
4800	65380	65380	0.16%	65224	65224	0.16%		
9600	65458	65458	0.16%	65380	65380	0.16%		
14400	65484	65484	0.16%	65432	65432	0.16%		
19200	65497	65497	0.16%	65458	65458	0.16%		
28800	65510	65510	0.16%	65484	65484	0.16%		
38400	65516	65516	2.34%	65497	65497	0.16%		
57600	65523	65523	0.16%	65510	65510	0.16%		
115200				65523	65523	0.16%		

Table 16-27. Timer 2 Generated High Baud Rates @ Fsysclk=24.0MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K		65523	0.16%	65523	65510	0.16%		
460.8K					65523	0.16%		

Table 16-28. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz

	[RCAP2H, RCAP2L], the Reload Value								
Baud Rate	T2X12	2=0 & SMOD2=0	T2X12=1 & SMOD2=0						
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	64768	64768	0.0%	64000	64000	0.0%			
2400	65152	65152	0.0%	64768	64768	0.0%			
4800	65344	65344	0.0%	65152	65152	0.0%			
9600	65440	65440	0.0%	65344	65344	0.0%			
14400	65472	65472	0.0%	65408	65408	0.0%			
19200	65488	65488	0.0%	65440	65440	0.0%			
28800	65504	65504	0.0%	65472	65472	0.0%			
38400	65512	65512	0.0%	65488	65488	0.0%			
57600	65520	65520	0.0%	65504	65504	0.0%			
115200	65528	65528	0.0%	65520	65520	0.0%			
230.4K	65532	65532	0.0%	65528	65528	0.0%			

460.8K	65534	65534	0.0%	65532	65532	0.0%
921.6K	65535	65535	0.0%	65534	65534	0.0%

Table 16–29. Timer 2 Generated High Baud Rates @ Fsysclk=29.4912MHz

	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
921.6K	65534	65532	0.0%	65532	65528	0.0%	

Table 16–30. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz

DIC 10 00. TIME 2				, the Reload V		
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error
1200	64384	64384	0.0%	63232	63232	0.0%
2400	64960	64960	0.0%	64384	64384	0.0%
4800	65248	65248	0.0%	64960	64960	0.0%
9600	65392	65392	0.0%	65248	65248	0.0%
14400	65440	65440	0.0%	65344	65344	0.0%
19200	65464	65464	0.0%	65392	65392	0.0%
28800	65488	65488	0.0%	65440	65440	0.0%
38400	65500	65500	0.0%	65464	65464	0.0%
57600	65512	65512	0.0%	65488	65488	0.0%
115200	65524	65524	0.0%	65512	65512	0.0%
230.4K	65530	65530	0.0%	65524	65524	0.0%
460.8K	65533	65533	0.0%	65530	65530	0.0%
691.2K	65534	65534	0.0%	65532	65532	0.0%
921.6K				65533	65533	0.0%
1.3824M	65535	65535	0.0%	65534	65534	0.0%
2.7648M				65535	65535	0.0%

Table 16-31. Timer 2 Generated High Baud Rates @ Fsysclk=44.2368MHz

5 TOOLK								
	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
2.7648M	65535	65534	0.0%	65534	65532	0.0%		
5.5296M		65535	0.0%	65535	65534	0.0%		
11.0592M					65535	0.0%		

Table 16-32. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=32MHz

DIC 10 32. Time 2 deficiated dominionly data hates & 1 Stack-3210112							
	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
1200	64703	64703	0.04%	63870	63870	0.04%	

2400	65120	65120	0.16%	64703	64703	0.04%
4800	65328	65328	-0.16%	65120	65120	0.16%
9600	65432	65432	-0.16%	65328	65328	0.16%
14400	65467	65467	0.64%	65398	65398	0.64%
19200	65484	65484	0.16%	65432	65432	0.16%
28800	65502	65502	2.12%	65467	65467	0.64%
38400	65510	65510	0.16%	65484	65484	0.16%
57600	65519	65519	2.12%	65502	65502	2.12%
115200				65519	65519	2.12%

Table 16–33. Timer 2 Generated High Baud Rates @ F_{SYSCLK}=32MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
115200	65519	65502	2.12%	65501	65467	0.64%		
230.4K					65501	-0.79%		

Table 16-34. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz

e 10-34. Tilliel 2 Generated Continionity Osed Badu Rates @ Fsysclk=40.0ivin2										
	[RCAP2H, RCAP2L], the Reload Value									
Baud Rate	T2X12	2=0 & SMOD2=	T2X12=1 & SMOD2=0							
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error				
1200	64286	64286	0.00%	63036	63036	0.00%				
2400	64911	64911	0.00%	64286	64286	0.00%				
4800	65224	65224	0.16%	64911	64911	0.00%				
9600	65380	65380	0.16%	65224	65224	0.16%				
14400	65432	65432	0.16%	65328	65328	0.16%				
19200	65458	65458	0.16%	65380	65380	0.16%				
28800	65484	65484	0.16%	65432	65432	0.16%				
38400	65497	65497	0.16%	65458	65458	0.16%				
57600	65510	65510	0.16%	65484	65484	0.16%				
115200	65523	65523	0.16%	65510	65510	0.16%				
230.4K				65523	65523	0.16%				

Table 16–35. Timer 2 Generated High Baud Rates @ Fsysclk=48.0MHz

- Single Control of the Control of t									
	[RCAP2H, RCAP2L], the Reload Value								
Baud Rate	T2X1:	2=0 & SMOD2=	T2X12=1 & SMOD2=1						
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
230.4K	65523	65510	0.16%	65510	65484	0.16%			
460.8K		65522	0.16%	65523	65510	0.16%			
691.2K									
921.6K					65523	0.16%			

16.7.3.3 Using S1 Baud Rate Timer as the Baud Rate Generator (S1BRG)

The secondary UART (S1) in MG82F5B32 has an independent baud-rate generator. S0 can set URTS (S0CFG.7) to select the S1BRT as the timer source for UART Mode 1 and Mode 3. See Section "17.6 S1 Baud Rate Generator for S0" for the details on S0 baud rate select.

16.8. Serial Port 0 Mode 4 (SPI Master)

The Serial Port of MG82F5B32 is embedded an additional Mode 4 to support SPI master engine. The Mode 4 is selected by SM30, SM00 and SM10. Table 16–36 shows the serial port mode definition in MG82F5B32.

Table 1	16–36	Serial	Port (aboM (Selection

10 00.00.	o ooi ooiiai i oito iiiodo ooiooiioii									
SM30	SM00	SM10	Mode	Description	Baud Rate					
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4					
0	0	1	1	8-bit UART	variable					
0	1	0	2	9-bit UART	SYSCLK/64, /32					
0	1	1	3	9-bit UART	variable					
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4					
1	0	1	5	Reserved	Reserved					
1	1	0	6	Reserved	Reserved					
1	1	1	7	Reserved	Reserved					

URM0X3 also controls the SPI transfer speed. If URM0X3 = 0, the SPI clock frequency is SYSCLK/12. If URM0X3 = 1, the SPI clock frequency is SYSCLK/4.

The SPI master in MG82F5B32 uses the TXD0 as SPICLK, RXD0 as MOSI, and S0MI as MISO. nSS is selected by MCU software on other port pin. Figure 16–10 shows the SPI connection. It also can support the configuration for multiple slaves communication in Figure 16–11.

Figure 16–10. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0)





Figure 16–11. Serial Port 0 Mode 4, Single Master and Multiple Slaves configuration (n = 0)



megawin Version: 1.3B 120


The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MG82F5B32** uses an easy way by initialize SPI clock assigned port pin (TXD0, P3.1/P4.5) polarity to fit them. Table 16–37 shows the serial port Mode 4 mapping with the four SPI operating mode.


Table 16–37. SPI mode mapping with Serial Port Mode 4 configuration

SPI Mode	CPOL	СРНА	Configuration in MG82F5B32 when TXD0 on P3.1
0	0	0	Clear P3.1 to "0"
1	0	1	Clear P3.1 to "0"
2	1	0	Set P3.1 to "1"
3	1	1	Set P3.1 to "1"

For bit order control (DORD) on SPI serial transfer, **MG82F5B32** provides a control bit, S0DOR, to control the data bit order by software program. S0DOR default is "1", LSB first.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal triggers the UART engine to start the transmission. The data in the S0BUF would be shifted into the RXD0 pin as MOSI serial data. The SPI shift clock is built on the TXD0 pin for SPICLK output. After eight raising edge of shift clocks passing, TI0 would be asserted by hardware to indicate the end of transmission. And the contents on the S0MI pin would be sampled and shifted into shift register. Then, "read S0BUF" can get the SPI shift-in data. Figure 16–12 shows the transmission waveform in Mode 0. RI0 will not be asserted in Mode 4.





16.9. Serial Port 0 Register

All the four operation modes of the serial port are the same as those of the standard 8051 except the baud rate setting. Three registers, PCON, AUXR2 and S0CFG, are related to the baud rate setting:

S0CON: Serial port 0 Control Register

SFR Page = 0 only

7	6	5	4	3	2	1	0
SM00/FE	SM10	SM20	REN0	TB80	RB80	TI0	RI0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: FE, Framing Error bit. The SMOD0 bit must be set to enable access to the FE bit.

0: The FE bit is not cleared by valid frames but should be cleared by software.

1: This bit is set by the receiver when an invalid stop bit is detected.

Bit 7: Serial port 0 mode bit 0, (SMOD0 must = 0 to access bit SM00)

Bit 6: Serial port 0 mode bit 1.

SM30	SM00	SM10	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32, /16 or /8
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 0 mode bit 2.

- 0: Disable SM20 function.
- 1: Enable the automatic address recognition feature in Modes 2 and 3. If SM20=1, RI0 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM20=1 then RI0 will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In Mode 0, SM20 should be 0.

Bit 4: REN0, Enable serial reception.

- 0: Clear by software to disable reception.
- 1: Set by software to enable reception.
- Bit 3: TB80, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
- Bit 2: RB80, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM20 = 0, RB80 is the stop bit that was received. In Mode 0, RB80 is not used.

Bit 1: TI0. Transmit interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI0. Receive interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM20).

S0BUF: Serial port 0 Buffer Register

SFR Page = 0 only SFR Address = 0x99RESET = XXXX-XXXX 3 7 6 5 4 0 S0BUF.7 S0BUF.6 S0BUF.5 S0BUF.4 S0BUF.3 S0BUF.2 S0BUF.1 S0BUF.0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

SADDR: Slave Address Register

= 0~F SFR Page SFR Address = 0xA9RESET = 0000-00006 5 4 3 0 R/W R/W R/W R/W R/W R/W R/W R/W

SADEN: Slave Address Mask Register

SFR Page $= 0 \sim F$ SFR Address = 0xB9RESET = 0000-00007 6 5 4 3 0 1 R/W R/W R/W R/W R/W R/W R/W R/W

SADDR register is combined with SADEN register to form Given/Broadcast Address for automatic address recognition. In fact, SADEN functions as the "mask" register for SADDR register. The following is the example for it.

SADDR = 1100 0000

SADEN = 1111 1101

Given = 1100 00x0

The Given slave address will be checked except bit 1 is treated as "don't care"

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zero in this result is considered as "don't care". Upon reset, SADDR and SADEN are loaded with all 0s. This produces a Given Address of all "don't care" and a Broadcast Address of all "don't care". This disables the automatic address detection feature.

PCON0: Power Control Register 0

SFR Page $= 0 \sim F$ **POR** = 0001 - 0000SFR Address = 0x87RESET = 0000-0000 6 4 3 0 SMOD0 SMOD1 GF POF GF1 GF₀ PD IDI R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7: SMOD1, double Baud rate control bit.

0: Disable double Baud rate of the UART.

1: Enable double Baud rate of the UART in mode 1, 2, or 3.

Bit 6: SMOD0, Frame Error select.

0: S0CON.7 is SM0 function.

1: S0CON.7 is FE function. Note that FE will be set after a frame error regardless of the state of SMOD0.

S0CFG: Serial Port 0 Configuration Register

SFR Page = **0 only**

SEK Addres	S = 0.09C				KESEI =	0000-1000	
7	6	5	4	3	2	1	0
URTS	SMOD2	URM0X3	SM30	S0DOR	BTI	UTIE	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W

0000 4000

Bit 7: URTS, UART0 Timer Selection.

- 0: Timer 1 or Timer 2 can be used as the Baud Rate Generator in Mode 1 and Mode 3.
- 1: Timer 1 overflow signal is replaced by the UART1 Baud Rate Timer overflow signal when Timer 1 is selected as the Baud Rate Generator in Mode1 or Mode 3 of the UART0. (Refer Section "16.7.3 Baud Rate in Mode 1 & 3".)

Bit 6: SMOD2, UART0 extra double baud rate selector.

- 0: Disable extra double baud rate for UART0.
- 1: Enable extra double baud rate for UARTO.

Bit 5: URM0X3, Serial Port mode 0 and mode 4 baud rate selector.

- 0: Clear to select SYSCLK/12 as the baud rate for UART Mode 0 and Mode 4.
- 1: Set to select SYSCLK/4 as the baud rate for UART Mode 0 and Mode 4.

Bit 4: SM30, Serial Port Mode control bit 3.

- 0: Disable Serial Prot Mode 4.
- 1: Enable SM30 to control Serial Port Mode 4, SPI Master. Refer S0CON description for more S0 mode selecting information.

Bit 3: S0DOR, Serial Port 0 data order control in all operating modes.

- 0: The MSB of the data byte is transmitted first.
- 1: The LSB of the data byte is transmitted first. S0DOR is set to "1" in default.

Bit 2: BTI, Block TI0 in Serial Port 0 Interrupt.

- 0: Retain the TI0 to be a source of Serial Port 0 Interrupt.
- 1: Block TI0 to be a source of Serial Port 0 Interrupt.

Bit 1: UTIE, S0 TI0 Enabled in system flag interrupt.

- 0: Disable the interrupt vector sharing for TI0 in system flag interrupt.
- 1: Set TI0 flag will share the interrupt vector with system flag interrupt.

Bit 0: Reserved. Software must write "0" on this bit when S0CFG is written.

AUXR2: Auxiliary Register 2

SFR Page	= 0~F						
SFR Address	= 0xA3				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.

- 0: Clear to select SYSCLK/12.
- 1: Set to select SYSCLK as the clock source. If set, the UART0 baud rate by Timer 1 in Mode 1 and Mode 3 is 12 times than standard 8051 function.

AUXR5: Auxiliary Register 5

SFR Page SFR Address	= 1 only s = 0xC2				RESET =	0000-0000	
-	0 = 0002	_		1 .	1,2521 -	4	_
/	6	5	4	3	2	1	0
0	0	0	0	0	0	0	S0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: S0PS0, Serial Port 0 pin Selection 0.

S0PS~0	RXD0	TXD0
0	P3.0	P3.1
1	P3.1	P3.0

17. Serial Port 1 (UART1)

The MG82F5B32 is equipped with a secondary UART (hereafter, called UART1), which has 7 operation modes, the same as the first UART (UART0) except the following differences:

- (1) The UART1 has no enhanced functions: Framing Error Detection and Auto Address Recognition.
- (2) The UART1 use the dedicated Baud Rate Timer as its Baud Rate Generator (S1BRG).
- (3) The UART1 uses TXD1 and RXD1 for transmit and receive, respectively.
- (4) The Baud Rate Generator provides the toggle source for S1CKO and peripheral clock.
- (5) S1 + S1BRG can be configured to an 8-bit auto-reload timer with port change detection.
- (6) In mode 0 and mode 4, S1TX12 of UART1 is the same function as URM0X3 in UART0.
- (7) Extra mode 5 to support LIN bus and mode 7 to support SMC interface.

The UART1 and UART0 in MG82F5B32 can operate simultaneously in identical or different modes and communication speeds.


17.1. Serial Port 1 Baud Rate Generator (S1BRG)

The MG82F5B32 has an embedded Baud Rate Generator to generate the UART clock for serial port 1 operation in mode 1 and mode 3. It is constructed by an 8-bit up-counter, S1BRC, and an 8-bit reload register, S1BRT. The overflow (S1TOF) of S1BRC is the time base of UART1 serial engine in mode 1 and mode 3 and triggers the S1BRT content reloaded into S1BRC for the consecutive counting.

If S1TR = 0, software writing S1BRT will modify S1BRC simultaneously. After S1TR enabled to start the S1BRC counting, it is no influence on S1BRC when S1BRT is writing. Modifying S1BRC is always independent with S1BRT content.

This baud rate generator can also provide the time base for serial port 0 by software configured. There is an addition clock output, S1CKO, from the S1BRC overflow rate by 2 (S1TOF/2). S1TOF also supplies the toggle source for UARTO, PCA, SPI, TWI0/I2CO, TWI1/I2C1 and ADC clock input. Regardless S1 engine is running or pending, S1BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 1 Baud Rate Generator is shown in Figure 17–1.



megawin Version: 1.3B 125

17.2. Serial Port 1 Baud Rate Setting

17.2.1. Baud Rate in Mode 0

17.2.2. Baud Rate in Mode 2

S1 Mode 2 Baud Rate =
$$\frac{2^{\text{S1MOD1}}}{64} \times F_{\text{SYSCLK}}$$

17.2.3. Baud Rate in Mode 1 & 3

S1 Mode 1, 3 Baud Rate =
$$\frac{2^{\text{S1MOD1}}}{32} \times \frac{F_{\text{SYSCLK}}}{12 \times (256 - \text{S1BRT})} ; \text{S1TX12=0}$$

$$or = \frac{2^{\text{S1MOD1}}}{32} \times \frac{F_{\text{SYSCLK}}}{1 \times (256 - \text{S1BRT})} ; \text{S1TX12=1}$$

Table 17–1 ~ Table 17–8 list various commonly used baud rates and how they can be obtained from S1BRG, serial port 1 baud rate generator.

Table 17-1. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz

	S1BRT, Reload Value of S1BRG								
Baud Rate		S1TX12=0	S1TX12=1						
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error			
1200	232	208	0.0%						
2400	244	232	0.0%	112		0.0%			
4800	250	244	0.0%	184	112	0.0%			
9600	253	250	0.0%	220	184	0.0%			
14400	254	252	0.0%	232	208	0.0%			
19200		253	0.0%	238	220	0.0%			
28800	255	254	0.0%	244	232	0.0%			
38400				247	238	0.0%			
57600		255	0.0%	250	244	0.0%			
115200				253	250	0.0%			
230400					253	0.0%			

Table 17–2. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

O TO LEGISTIC CONGREGACIONINO DECA BARA PRACES O TOTALES CONTRACTOR OF THE PRACES OF TOTAL PRA									
	S1BRT, Reload Value of S1BRG								
Baud Rate		S1TX12=0	S1TX12=1						
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error			
1200	208	160	0.0%						
2400	232	208	0.0%			0.0%			
4800	244	232	0.0%	112		0.0%			

9600	250	244	0.0%	184	112	0.0%
14400	252	248	0.0%	208	160	0.0%
19200	253	250	0.0%	220	184	0.0%
28800	254	252	0.0%	232	208	0.0%
38400		253	0.0%	238	220	0.0%
57600	255	254	0.0%	244	232	0.0%
115200		255	0.0%	250	244	0.0%
230400		-		253	250	0.0%
460800		-		-	253	0.0%

Table 17-3. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

	S1BRT, Reload Value of S1BRG							
Baud Rate		S1TX12=0			S1TX12=1			
	S1MOD=0	S1MOD=1	Error	S1MOD=0	S1MOD=1	Error		
1200	230	204	0.16%					
2400	243	230	0.16%	100		0.16%		
4800		243	0.16%	178	100	0.16%		
9600				217	178	0.16%		
14400				230	204	0.16%		
19200					217	0.16%		
28800				243	230	0.16%		
38400				246	236	2.34%		
57600					243	0.16%		
115200								

Table 17-4. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz

	S1BRT, Reload Value of S1BRG						
Baud Rate				S1TX12=1			
	S1MOD=0	S1MOD=1	Error	S1MOD=0	S1MOD=1	Error	
1200	204	152	0.16%				
2400	230	204	0.16%				
4800	243	230	0.16%	100		0.16%	
9600		243	0.16%	178	100	0.16%	
14400				204	152	0.16%	
19200				217	178	0.16%	
28800				230	204	0.16%	
38400					217	0.16%	
57600				243	230	0.16%	
115200					243	0.16%	

Table 17-5. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz

10 17 0. CTBIC Contract Commonly Cook Bada Italico © 1313CER-20. 10 1211112								
		S1BRT, Reload Value of S1BRG						
Baud Rate		S1TX12=0		S1TX12=1				
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error		
1200	192	128	0.0%			-		
2400	224	192	0.0%					
4800	240	224	0.0%	64		0.0%		
9600	248	240	0.0%	160	64	0.0%		

14400				192	128	0.0%
19200	252	248	0.0%	208	160	0.0%
28800		-		224	192	0.0%
38400		-		232	208	0.0%
57600				240	224	0.0%
115200				248	240	0.0%
230.4K				252	248	0.0%
460.8K				254	252	0.0%
921.6K				255	254	0.0%
1.8432M					255	0.0%

Table 17-6. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz

		S1BRT	, Reload V	alue of S1BR0	}	
Baud Rate		S1TX12=0	S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error
1200	160	64	0.0%			
2400	208	160	0.0%			
4800	232	208	0.0%			
9600	244	232	0.0%	112		0.0%
14400	248	240	0.0%	160	64	0.0%
19200	250	244	0.0%	184	112	0.0%
28800	252	248	0.0%	208	160	0.0%
38400	253	250	0.0%	220	184	0.0%
57600	254	252	0.0%	232	208	0.0%
115200	255	254	0.0%	244	232	0.0%
230.4K		255	0.0%	250	244	0.0%
460.8K				253	250	0.0%
921.6K					253	0.0%
1.8432M						
2.7648M					255	0.0%

Table 17-7. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=32.0MHz

DIE 17-7. STBRG Generaled Commonly Osed Badd Rates & Psysclk=32.0Mi12								
	S1BRT, Reload Value of S1BRG							
Baud Rate	S1TX12=0			,	S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error		
1200	187	118	0.64%					
2400	221	186	-0.79%					
4800	239	222	2.12%	48		0.16%		
9600		239	2.12%	152	48	0.16%		
14400				187	118	0.64%		
19200				204	152	0.16%		
28800				221	186	-0.79%		
38400				230	204	0.16%		
57600				239	222	2.12%		
115200					239	2.12%		

Table 17–8. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz

	S1BRT, Reload Value of S1BRG							
Baud Rate	S1TX12=0			,	S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error		
1200	152	48	0.16%					
2400	204	152	0.16%					
4800	230	204	0.16%					
9600	243	230	0.16%	100		0.16%		
14400		239	2.12%	152	48	0.16%		
19200		243	0.16%	178	100	0.16%		
28800				204	152	0.16%		
38400				217	178	0.16%		
57600				230	204	0.16%		
115200				243	230	0.16%		
230.4K					243	0.16%		

17.3. Serial Port 1 Mode 4 (SPI Master)

The Serial Port of MG82F5B32 is embedded Mode 4 to support SPI master engine. The Mode 4 is selected by SM31, SM01 and SM11. Table 17–9 shows the serial port mode definition in MG82F5B32.


Table 17-9. Serial Port 1 Mode Selection

17 3. 0016	17 3. Ochai i ori i mode ociection								
SM31	SM01	SM11	Mode	Description	Baud Rate				
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4				
0	0	1	1	8-bit UART	variable				
0	1	0	2	9-bit UART	SYSCLK/64, /32				
0	1	1	3	9-bit UART	variable				
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4				
1	0	1	5	LIN Bus	variable				
1	1	0	6	Reserved	Reserved				
1	1	1	7	SMC Interface	variable				

S1TX12 also controls the SPI transfer speed. If S1TX12 = 1, the SPI clock frequency is SYSCLK/4. Otherwise, the SPI clock frequency is SYSCLK/12.

The SPI master in MG82F5B32 uses the TXD1 as SPICLK, RXD1 as MOSI, and S1MI as MISO. nSS is selected by MCU software on other port pin. Figure 17–2 shows the SPI connection. It also can support the configuration for multiple slaves communication in Figure 17–3.

Figure 17–2. Serial Port 1 Mode 4, Single Master and Single Slave configuration (n = 1)






Figure 17-3. Serial Port 1 Mode 4, Single Master and Multiple Slaves configuration (n = 1)

The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MG82F5B32** uses an easy way by initialize SPI clock assigned port pin (TXD1, P1.3/P3.4) polarity to fit them. Table 16–10 shows the serial port Mode 4 mapping with the four SPI operating mode.


Table 17–10. SPI mode mapping with Serial Port Mode 4 configuration

SPI Mode	CPOL	СРНА	Configuration in MG82F5B32 when TXD1 on P1.3
0	0	0	Clear P1.3 to "0"
1	0	1	Clear P1.3 to "0"
2	1	0	Set P1.3 to "1"
3	1	1	Set P1.3 to "1"

For bit order control (DORD) on SPI serial transfer, **MG82F5B32** provides a control bit, S1DOR, to control the data bit order by software program. The default value of S1DOR is "1", LSB first.

Transmission is initiated by any instruction that uses S1BUF as a destination register. The "write to S1BUF" signal triggers the UART engine to start the transmission. The data in the S1BUF would be shifted into the RXD1 pin as MOSI serial data. The SPI shift clock is built on the TXD1 pin for SPICLK output. After eight raising edge of shift clocks passing, TI1 would be asserted by hardware to indicate the end of transmission. And the contents on the S1MI pin would be sampled and shifted into shift register. Then, "read S1BUF" can get the SPI shift-in data. Figure 17–4 shows the transmission waveform in Mode 0. RI1 will not be asserted in Mode 4.

Figure 17–4. Serial Port 1 Mode 4 transmission waveform (n =1)




17.4. Pure Timer Mode for S1BRG

If the UART1 is not necessary in application or pending by software, setting S1TME=1 in the MG82F5B32 provides the pure timer operating mode on S1 Baud Rate Generator (S1BRG). This timer operates as an 8-bit auto-reload timer and provides the overflow flag which is set on the TI1 (S1CON.1). The RI1 (S1CON.0) serves the port change detector on RXD1 port pin. Both of TI1 and RI1 in this mode keep the interrupt capability on UART1 interrupt resource and have the individual interrupt enabled control (TB81 & REN1). RB81 selects the RI1 detection level on RXD1 port input. If RB81=0, RI1 will be set by REN1=1 and RXD1 pin falling edge detecting. Otherwise, RI1 will detect the rising edge on RXD1 port pin. In MCU power-down mode, the RI1 is forced to level-sensitive operation and has the capability to wake up CPU if UART1 interrupt is enabled.

This pure timer mode has a clock input option from Timer 1 overflow which is a cascaded counter to perform a 16-bit timer. When S1BRC overflows, it can be the clock source of UART0, PCA, SPI, TWI0/I2C0, TWI1/I2C1 and ADC or toggle the port pin output. "S1CKOE=1" enables the S1CKO output on port pin and masks the RI1 interrupt.

The configuration of the Pure Timer mode of S1BRG is shown in Figure 17–5.



megawin Version: 1.3B 131

17.5. S1BRT Programmable Clock Output


When S1BRC overflows, the overflow flag, S1TOF, provides the toggle source for S1CKO and peripheral clock. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, S1BRC. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the content of S1BRT is loaded into S1BRC for the consecutive counting. Figure 17–6 shows the block diagram for the Clock Output mode of S1 Baud Rate Generator. The following formula gives the clock-out frequency.

S1T Clock-out Frequency =
$$\frac{\text{SYSCLK Frequency}}{\text{n x (256 - S1BRT)}}; \text{ n=24, if S1TX12=0} \\ \text{; n=2, if S1TX12=1}$$

Note:

- (1) For SYSCLK=12MHz & S1TX12=0, S1BRG has a programmable output frequency range from 1.95KHz to 500KHz.
- (2) For SYSCLK=12MHz & S1TX12=1, S1BRG has a programmable output frequency range from 23.43KHz to 6MHz.

Figure 17-6. S1BRG in Clock Output Mode




How to Program 8-bit S1BRG in Clock-out Mode

- Select S1CFG.S1TX12 bit and S1CON.SM21 bit to decide the S1BRG clock source.
- Determine the 8-bit reload value from the formula and enter it in the S1BRT and S1BRC registers.
- Set S1CKOE bit in S1CFG register.
- Set S1TR to start the S1BRC timer.

17.6. S1 Baud Rate Generator for S0

In the Mode 1 and Mode 3 operation of the UART0, the software can select Timer 1 as the Baud Rate Generator by clearing bits TCLK and RCLK in T2CON register. At this time, if URTS bit (S0CFG.7) is set, then Timer 1 overflow signal will be replaced by the overflow signal of the UART1 Baud Rate Generator (S1BRG). In other words, the user can adopt S1BRG as the Baud Rate Generator for Mode 1 or Mode 3 of the UART0 as long as RCLK=0, TCLK=0 and URTS=1. In this condition, Timer 1 is free for other application. Of course, if UART1 (Mode 1 or Mode 3) is also operated at this time, these two UARTs will have the same baud rates.

Figure 17-7. Additional Baud Rate Source for the UART0



When S1BRG is used as the baud rate generator of S0, the baud rate is as follows.

Table 17-11. S1BRG Generated Commonly Used Baud Rates for S0 @ Fsysclk=11.0592MHz

17 11. O'DING Generated Commonly Osed Bada Nates for Co & 1 SYSCER - 11.0002 William								
	S1BRT, Reload Value of S1BRG							
Baud Rate	S1TX1	2=0 & SMOD2=	S1TX1	2=1 & SMOD2	2=0			
	SMOD1=0 (PCON0.7)	SMOD1=1 (PCON0.7)	Error	SMOD1=0 (PCON0.7)	SMOD1=1 (PCON0.7)	Error		
1200	232	208	0.0%					
2400	244	232	0.0%	112		0.0%		
4800	250	244	0.0%	184	112	0.0%		
9600	253	250	0.0%	220	184	0.0%		
14400	254	252	0.0%	232	208	0.0%		
19200		253	0.0%	238	220	0.0%		
28800	255	254	0.0%	244	232	0.0%		
38400				247	238	0.0%		
57600		255	0.0%	250	244	0.0%		
115200				253	250	0.0%		
230400					253	0.0%		

megawin Version: 1.3B 133

17.7. Serial Port 1 Register

The following special function registers are related to the operation of the UART1:

S1CON: Serial port 1 Control Register

SFR Page = 1 and 2

7	6	5	4	3	2	1	0
SM01	SM11	SM21	REN1	TB81	RB81	TI1	RI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM01, Serial port 1 mode bit 0.

Bit 6: SM11, Serial port 1 mode bit 1.

Siviti, Cenai port i mode bit i:									
SM31	SM01	SM11	Mode	Description	Baud Rate				
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4				
0	0	1	1	8-bit UART	variable				
0	1	0	2	9-bit UART	SYSCLK/64 or SYSCKLK/32				
0	1	1	3	9-bit UART	variable				
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4				
1	0	1	5	LIN Bus	variable				
1	1	0	6	Reserved	Reserved				
1	1	1	7	SMC Interface	variable				

Bit 5: Serial port 1 mode bit 2.

- 0: Disable SM21 function.
- 1: Enable the automatic address recognition feature in Modes 2 and 3. If SM21=1, RI1 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM21=1 then RI1 will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In Mode 0, SM21 should be 0. In S1BRG Pure Timer mode, to set SM21 to choose Timer 1 overflow as clock source to cascade Timer 1 and S1BRG to enlarge timer counter bit.

Bit 4: REN1, Enable serial reception.

- 0: Clear by software to disable reception.
- 1: Set by software to enable reception.
- Bit 3: TB81, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
- Bit 2: RB81, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM21 = 0, RB81 is the stop bit that was received. In Mode 0, RB81 is not used.

Bit 1: TI1. Transmit interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI1. Receive interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM21).

S1BUF: Serial port 1 Buffer Register

SFR Page = 1 and 2

SFR Address = 0x99RESET = XXXX-XXXX7 6 5 4 3 2 1 0 S1BUF.7 S1BUF.6 S1BUF.5 S1BUF.4 S1BUF.3 S1BUF.2 S1BUF.1 S1BUF.0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

S1BRT: Serial port 1 Baud Rate Timer Reload Register

SFR Page = 1 and 2 SFR Address = 0x9A

RESET = 0000-0000

Si 1 Addiess = 0.55A 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2								
	7	6	5	4	3	2	1	0
	S1BRT.7	S1BRT.6	S1BRT.5	S1BRT.4	S1BRT.3	S1BRT.2	S1BRT.1	S1BRT.0
	R/W							

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

S1BRC: Serial port 1 Baud Rate Counter Register

SFR Page = 1 and 2

SFR Address = 0x9B RESET = 0000-0000

• • • • • • • • • • • • • • • • • • •	0,102						
7	6	5	4	3	2	1	0
S1BRC.7	S1BRC.6	S1BRC.5	S1BRC.4	S1BRC.3	S1BRC.2	S1BRC.1	S1BRC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S1CFG.S1TME = 0, software writing S1BRT will store the data content to S1BRT and S1BRC concurrently.

S1CFG: Serial Port 1 Configuration Register

SFR Page

= 1 and 2

SFR Address = 0x9C

RESE1	_	$\Delta \Delta \Delta$	Λ	\cap	\sim
KESE	=	UU I	v-	·vu	UU.

7	6	5	4	3	2	1	0
SM31	S1EVPS	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM31, Serial Port 1 Mode control bit 3.

SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12
1	0	1	5	LIN Bus	variable
1	1	0	6	Reserved	Reserved
1	1	1	7	SMC Interface	variable

Bit 6: S1EVPS, Even Parity Select in UART1 Mode 7.

Bit 5: S1DOR, Serial Port 1 data order.

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S1DOR is set to "1" in default.

Bit 4: S1TR, UART1 Baud Rate Generator control bit.

0: Clear to turn off the S1BRG.

1: Set to turn on S1BRG.

Bit 3: S1MOD1, UART1 double baud rate enable bit.

0: Disable the double baud rate function for UART1.

1: Enable the double baud rate function for UART1.

Bit 2: S1TX12. UART1 Baud Rate Generator clock source select

0: Clear to select SYSCLK/12 as the clock source for S1BRG.

1: Set to select SYSCLK as the clock source for S1BRG.

Bit 1: S1CKOE, Serial Port 1 BRG Clock Output Enable.

0: Disable the S1CKO output on the port pin.

1: Enable the S1CKO output on the port pin.

Bit 0: S1TME, Serial port 1 BRG Timer Mode Enabled.

- 0: Keep S1BRT to service Serial Port 1 (UART1).
- 1: Disable Serial Port 1 function and release the S1BRT as an 8-bit auto-reload timer. In this mode, there is an additional function for RXD1 port pin change detector.

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX (AUXR1.1) is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5. S1MI is the SPI serial data input of the S1 Mode 4 (SPI master).

P3S1MI	S1MI
0	P1.0
1	P3.5

17.8. Serial Port 1 for LIN Register

S1CFG: Serial Port 1 Configuration Register

SFR Page = 1 and 2 SFR Address = 0x9C

RESET = 0010-0000

7	6	5	4	3	2	1	0
SM31	S1EVPS	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM31, Serial Port 1 Mode control bit 3.

SM31	SM01	SM11	Mode	Description	Baud Rate			
0	0	0	0	shift register	SYSCLK/12			
0	0	1	1	8-bit UART	variable			
0	1	0	2	9-bit UART	SYSCLK/64, /32			
0	1	1	3	9-bit UART	variable			
1	0	0	4	SPI Master	SYSCLK/12			
1	0	1	5	LIN Bus	variable			
1	1	0	6	Reserved	Reserved			
1	1	1	7	SMC Interface	variable			

S1CFG1: Serial Port 1 Configuration Register 1

SFR Page = 1 only SFR Address = 0x9D

SFR Address	s = 0x9D	RESET = 0000-0000					
7	6	5	4	3	2	1	0
SBF	TXER	SB16	ATBR	TXRX	SYNC	0	0
R/W	R/W	R/W	R/W	R/W	R/W	W	W

Bit 7: SBF, Sync-Break Flag.

0: Must be cleared by software.

1: Set by hardware at the end of the break event detection on LIN bus. In master mode, it is set combined with TI flag. In slave mode, it is set combined with RI.

Bit 6: TXER, LIN Transmit Error.

0: Must be cleared by software.

1: In TX mode, set by hardware at the transmit error detection on LIN bus.

Bit 5: SB16, Sync-Break 16 Bit enable.

0: Select 13-bit Sync-Break transmitting in master mode.

1: Select 16-bit Sync-Break transmitting in master mode.

Bit 4: ATBR, Auto Baud Rate.

0: Auto cleared by hardware at the end of SYNC field.

1: Before SYNC field, set by software to perform auto baud rate adjustment on LIN bus SYNC field in slave RX mode.

Bit 3: TXRX, TX/RX selection on LIN bus

0: Select the LIN bus interface engine to RX function.

1: Select the LIN bus interface engine to TX function.


Bit 2: SYNB, Sync-Break control bit.

0: Auto cleared when Sync-Break is sent in master mode or received in slave mode.

1: Set by software. If set in master mode, next writing S1BUF will send a Sync-Break on LIN bus. If set in slave mode, the LIN interface engine will wait to receive a Sync-Break.

Bit 1~0: Reserved. Software must write "0" on these bits when S1CFG1 is written.

17.9. Serial Port 1 for SMC Register



S1CFG: Serial Port 1 Configuration Register

SFR Page = 1 and 2 SFR Address = 0x9C

RESET = 0010-0000

Or it / taaroo	- 0A00			112021 - 0010 0000				
7	6	5	4	3	2	1	0	
SM31	S1EVPS	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: SM31, Serial Port 1 Mode control bit 3.

SM31	SM01	M01 SM11 Mode 0 0 0 0 1 1 1 0 2		Description	Baud Rate
0	0			shift register	SYSCLK/12
0	0			8-bit UART	variable
0	1			9-bit UART	SYSCLK/64, /32
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12
1	0	1	5	LIN Bus	variable
1	1	1 0 6 1 1 7		Reserved	Reserved
1	1			SMC Interface	variable

S1CFG2: Serial Port 1 Configuration Register 2

SFR Page = 2 onlySFR Address = $0 \times 9D$

RESET = xx00-0000

	• • • • • • • • • • • • • • • • • • • •		112021 78100 0000						
7	6	5	4	3	2	1	0		
ESDE	ESDF	PEF	ESOE	S1BRS.3	S1BRS.2	S1BRS.1	S1BRS.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7, ESDE, Error Signal Detection Enabled in guard time period.

- 0: Disable the error signal detection in guard time period.
- 1: Enable the error signal detection in guard time period.

Bit 6: ESDF, Error Signal Detection Flag in guard time period.


- 0: This bit must be cleared by software.
- 1: Set by hardware detecting an error signal in guard time period when ESDE is enabled.

Bit 5: PEF, Parity Error Flag detected on RXD1 when {SM31, SM01, SM11} = "110" or "111".

- 0: This bit must be cleared by software.
- 1: Set by hardware when a parity error is detected on RXD1 in 9-bit data mode and SM31=1.


Bit 4: ESOE, Error Signal Output Enable.


- 0: Disable error signal output in guard time period on TXD1.
- 1: If this bit is set, it enabled the TXD1 to output error signal in guard time period when RXD1 detects an error parity data packet.



Bit 3~0: S1BRS[3:0], Serial port 1 Baud Rate Slower control bit 3~0.

S1BRS[3:0]	Baud Rate Period (S1TX12=0)	Baud Rate Period (S1TX12=1)
0000	S1BRT overflow period	S1BRT overflow period
0001	S1BRT overflow period + (SYSCLK x 12 x 1)	S1BRT overflow period + (SYSCLK x 1)
0002	S1BRT overflow period + (SYSCLK x 12 x 2)	S1BRT overflow period + (SYSCLK x 2)
1110	S1BRT overflow period + (SYSCLK x 12 x 14)	S1BRT overflow period + (SYSCLK x 14)
1111	S1BRT overflow period + (SYSCLK x 12 x 15)	S1BRT overflow period + (SYSCLK x 15)





18. Programmable Counter Array (PCA)

The MG82F5B32 is equipped with a Programmable Counter Array (PCA), which provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

18.1. PCA Overview


The PCA consists of a dedicated timer/counter which serves as the time base for an array of **Six** Capture /Compare/PWM modules and **Two** PWM modules. Figure 18–1 shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port 2 pin. If the module is not using the port pin, the pin can still be used for standard I/O.

Module 0~5 can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer
- High Speed Output
- Pulse Width Modulator (PWM) Output

Module 6 and module 7 only support PWM output mode.

All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.




18.2. PCA Timer/Counter

The timer/counter for the PCA is a auto-reload 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values), CHRL, CLRL (the high and low bytes reload registers), as shown in Figure 18–2. CHRL and CLRL are reloaded to CH and CL at each time overflow on {CH+CL} counter which can change the PCA cycle time for variable PWM resolution, such as 7-bit or 9-bit PWM.

{CH + CL} is the common time base for all modules and its clock input can be selected from the following source:

- 1/12 the system clock frequency,
- 1/2 the system clock frequency,
- The Timer 0 overflow, which allows for a range of slower clock inputs to the timer,
- External clock input, 1-to-0 transitions, on ECI pin,
- CKMIS16, refer Section "8.1 Clock Structure",
- Directly from the system clock frequency.
- The SIBRG overflow, S1TOF.
- MCKDO, refer Section "8.1 Clock Structure".

Special Function Register CMOD contains the Count Pulse Select bits (CPS2, CPS1 and CPS0) to specify the PCA timer input. When CPS[2:0] indexes CKMIX16 or MCKDO, the frequency of the input clock sources must ≥ CPUCLK x3 and ≥ SYSCLK x2. This register also contains the ECF bit which enables an interrupt when the counter {CH+CL} overflows. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption during Idle mode.



CMOD: PCA Counter Mode Register

SFR Page	= 0~F						
SFR Address	s = 0xD9				RESET =	0000-0000	
7	6	5	4	3	2	1	0
CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: CIDL, PCA counter Idle control.

0: Lets the PCA counter continue functioning during Idle mode.

1: Lets the PCA counter be gated off during Idle mode.

Bit 6: BME4, Buffer Mode Enable on PCA module 4/5. It is only valid on both of PCA module 4 and module 5 in capture mode or PWM mode.

0: PCA Module 4/5 buffer mode disabled.

1: PCA Module 4/5 buffer mode enabled.

Bit 5: BME2, Buffer Mode Enable on PCA module 2/3. It is only valid on both of PCA module 2 and module 3 in capture mode or PWM mode.

- 0: PCA Module 2/3 buffer mode disabled.
- 1: PCA Module 2/3 buffer mode enabled.

Bit 4: BME0, Buffer Mode Enable on PCA module 0/1. It is only valid on both of PCA module 0 and module 1 in capture mode or PWM mode.

- 0: PCA Module 0/1 buffer mode disabled.
- 1: PCA Module 0/1 buffer mode enabled.

Bit 3~1: CPS2-CPS0, PCA counter clock source select bits.

CPS1	CPS1	CPS0	PCA Clock Source			
0	0	0	Internal clock, (system clock)/12			
0	0	1	Internal clock, (system clock)/2			
0	1	0	Timer 0 overflow			
0	1	1	External clock at the ECI pin			
1	0	0	CKMI x16 output			
1	0	1	Internal clock, (system clock)/1			
1	1	0	S1BRT overflow			
1	1	1	MCK Divider Output			

Note: When CPS indexes CKMIX16 or MCKDO, needs to follow the conditions:

- 1. The source frequency must \geq CPUCLK x4.
- 2. The source frequency must ≥SYSCLK x2.
- 3. Only Support PCA PWM mode.

Bit 0: ECF, Enable PCA counter overflow interrupt.

- 0: Disables an interrupt when CF bit (in CCON register) is set.
- 1: Enables an interrupt when CF bit (in CCON register) is set.

The CCON register shown below contains the run control bit for the PCA and the flags for the PCA timer and each module. To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. CCF0 to CCF5 are the interrupt flags for module 0 to module 5, respectively, and they are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system is shown Figure 18–3.

CCON: PCA Counter Control Register

SFR Page	= 0~F	g						
SFR Address	= 0xD8		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: CF, PCA Counter Overflow flag.

- 0: Only be cleared by software.
- 1: Set by hardware when the counter rolls over. CF flag can generate an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software.

Bit 6: CR, PCA Counter Run control bit.

- 0: Must be cleared by software to turn the PCA counter off.
- 1: Set by software to turn the PCA counter on.

Bit 5: CCF5, PCA Module 5 interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware when a match or capture occurs.

Bit 4: CCF4, PCA Module 4 interrupt flag.

- 0: Must be cleared by software.
- 1: Set by hardware when a match or capture occurs.

Bit 3: CCF3, PCA Module 3 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 2: CCF2, PCA Module 2 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 1: CCF1, PCA Module 1 interrupt flag.

0: Must be cleared by software.


1: Set by hardware when a match or capture occurs.

Bit 0: CCF0, PCA Module 0 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Figure 18–3. PCA Interrupt System



Module 6~7 only has the PWM function. There is no interrupt flag in these two modules.

CH: PCA base timer High

Of It Addies	3 - 0/1 3		NEOE1 = 0000 0000					
7	6	5	4	3	2	1	0	
CH.7	CH.6	CH.5	CH.4	CH.3	CH.2	CH.1	CH.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

CL: PCA base timer Low

SFR Page $= 0 \sim F$ SFR Address = 0xE9

7	6	5	4	3	2	1	0
CL.7	CL.6	CL.5	CL.4	CL.3	CL.2	CL.1	CL.0
R/W							

RESET = 0000-0000

CHRL: PCA CH Reload Register

SFR Page $= 0 \sim F$ SFR Address = 0xCF

RESET = 0000-0000

or it Addres	3 - 0,01			NESET = 0000-0000				
7	6	5	4	3	2	1	0	
CHRL.7	CHRL.6	CHRL.5	CHRL.4	CHRL.3	CHRL.2	CHRL.1	CHRL.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: CHRL, reload value of CH.

CLRL: PCA CL Reload Register

SFR Page = 0 ~ F

SFR Address	s = 0xCE				RESET =	0000-0000	
7	6	5	4	3	2	1	0
CLRL.7	CLRL.6	CLRL.5	CLRL.4	CLRL.3	CLRL.2	CLRL.1	CLRL.0
D/M	D/M	DM	D/M	DAM	D/M	D/M	D/M

Bit 7~0: CLRL, reload value of CL.

18.3. Compare/Capture Modules

Each of the compare/capture module 0~5 has a mode register called CCAPMn (n = 0,1,2,3,4 or 5) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's interrupt flag is set.

CCAPMn: PCA Module Compare/Capture Register, n=0~5

SFR Page

= 0 only

SFR Address = $0xDA \sim 0xDF$

RESET = 0000-0000

7	6	5	4	3	2	1	0
DTEn	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: DTEn. Enable Dead-Time control on PWMHn/PWMLn output pair. This bit is only valid on n= 0, 2 and 4 and the dead-time function is active when PWM channel is operating in buffer mode. The channel buffer mode is enabled by BME0, BME2 or BME4 in CMOD.

- 0: Disable the Dead-Time control on PWMn/PWNn+1 output. (n=0, 2, 4)
- 1: Enable the Dead-Time control on PWMn/PWMn+1 output. (n= 0, 2, 4)

Bit 6: ECOMn, Enable Comparator

- 0: Disable the digital comparator function.
- 1: Enable the digital comparator function.

Bit 5: CAPPn, Capture Positive enabled.

- 0: Disable the PCA capture function on CEXn positive edge detected.
- 1: Enable the PCA capture function on CEXn positive edge detected.

Bit 4: CAPNn, Capture Negative enabled.

- 0: Disable the PCA capture function on CEXn positive edge detected.
- 1: Enable the PCA capture function on CEXn negative edge detected.

Bit 3: MATn. Match control.

- 0: Disable the digital comparator match event to set CCFn.
- 1: A match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set.

Bit 2: TOGn, Toggle control.

- 0: Disable the digital comparator match event to toggle CEXn.
- 1: A match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.

Bit 1: PWMn, PWM control.

- 0: Disable the PWM mode in PCA module.
- 1: Enable the PWM function and cause CEXn pin to be used as a pulse width modulated output.

Bit 0: ECCFn, Enable CCFn interrupt.

- 0: Disable compare/capture flag CCFn in the CCON register to generate an interrupt.
- 1: Enable compare/capture flag CCFn in the CCON register to generate an interrupt.

Note: The bits CAPNn (CCAPMn.4) and CAPPn (CCAPMn.5) determine the edge on which a capture input will be active. If both bits are set, both edges will be enabled and a capture will occur for either transition.

Module $6\sim7$ only has the PWM function which is enabled by setting CCAPMn.PWMn (n = 6 or 7). There is no interrupt flag in these two modules.

CCAPMn: PCA Module Compare/Capture Register, n=6~7

SFR Page = 1 only

5	SFR Address	$s = 0xDA \sim$	0xDB		RESET = 0000-0000					
Ī	7	6	5	4	3	2	1	0		
	BME6	0	0	0	0	0	PWMn	0		
_	D/M	\/\	\/\	\ \ /	W	W	D/M	\\/		

Bit 7: BME6, Buffer Mode Enable on PCA module 6/7. This bit is only valid on n= 6.

- 0: PCA Module 6/7 buffer mode disabled.
- 1: PCA Module 6/7 buffer mode enabled for PWM function.

Bit 6~2: Reserved. Software must write "0" on these bits when CCAPM6 or CCAPM7 is written.

Bit 1: PWMn, PWM control.

- 0: Disable the PWM mode in PCA module.
- 1: Enable the PWM function and cause PWM6 or PWM7 pin to be used as a pulse width modulated output.

Bit 0: Reserved. Software must write "0" on this bit when CCAPM6 or CCAPM7 is written.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. When a module is used in the PWM mode, in addition to the above two registers, an extended register PCAPWMn is used to improve the range of the duty cycle of the output. The improved range of the duty cycle starts from 0%, up to 100%, with a step of 1/256. About 10/12/16 bit PWM please reference Section "18.4.5".

CCAPnH: PCA Module n Capture High Register, n=0~5

SFR Page = 0 only

SFR Address	$S = UXFA \sim 0$	JXFF		RESET = 0000-0000					
7	6	5	4	3	2	1	0		
CCAPnH.7	CCAPnH.6	CCAPnH.5	CCAPnH.4	CCAPnH.3	CCAPnH.2	CCAPnH.1	CCAPnH.0		
DΛM	D/M	DΛM	D/W	ÞΜ	P/M	ÞΜ	D/W		

CCAPnH: PCA Module n Capture High Register, n=6~7

SFR Page = 1 only

	SFR Address	$s = 0xFA\sim 0$)xFB		RESET = 0000-0000					
	7	6	5	4	3	2	1	0		
	CCAPnH.7	CCAPnH.6	CCAPnH.5	CCAPnH.4	CCAPnH.3	CCAPnH.2	CCAPnH.1	CCAPnH.0		
R/W R/W R/W				R/W	R/W	R/W	R/W	R/W		

CCAPnL: PCA Module n Capture Low Register, n=0~5

SFR Page = 0 only

R/W R/W R/W				R/W	R/W	R/W	R/W	R/W
	CCAPnL.7	CCAPnL.6	CCAPnL.5	CCAPnL.4	CCAPnL.3	CCAPnL.2	CCAPnL.1	CCAPnL.0
	7	6	5	4	3	2	1	0
	SFR Address	$s = 0xEA\sim 0$	OxEF			RESET =	0000-0000	

CCAPnL: PCA Module n Capture Low Register, n=6~7

SFR Page = 1 only

SFR Address = $0xEA\sim0xEB$ RESET = 0000-0000

7	6	5	4	3	2	1	0
CCAPnL.7	CCAPnL.6	CCAPnL.5	CCAPnL.4	CCAPnL.3	CCAPnL.2	CCAPnL.1	CCAPnL.0
R/W							

PCAPWMn: PWM Mode Auxiliary Register, n=0~5

SFR Page = 0 only

SFR Address = $0xF2^0xF7$ RESET = 0000-0000

7	6	5	4	3	2	1	0
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL
R/W	R/W						

Bit 1: ECAPnH, Extended 9th bit (MSB bit), associated with CCAPnH to become a 9-bit register used in PWM mode.

Bit 0: ECAPnL, Extended 9th bit (MSB bit), associated with CCAPnL to become a 9-bit register used in PWM mode.

PCAPWMn: PWM Mode Auxiliary Register, n=6~7

SFR Page = 1 only

SFR Address = $0xF2\sim0xF3$ RESET = 0000-0000

7	6	5	4	3	2	1	0
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL
R/W	R/W						

Bit 1: ECAPnH, Extended 9th bit (MSB bit), associated with CCAPnH to become a 9-bit register used in PWM mode.

Bit 0: ECAPnL, Extended 9th bit (MSB bit), associated with CCAPnL to become a 9-bit register used in PWM mode.

18.4. Operation Modes of the PCA

Table 18–1 shows the CCAPMn register settings for the various PCA functions.


Table 18-1. PCA Module Modes


Table 16 111 extinedate ineaec							
ECOMn	CAPPn	CAPNn	MATn TOGn PWMn ECCFn		ECCFn	Module Function	
0	0	0	0 0 0		0	No operation	
Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	0	1	0	0	0	Х	16-bit capture by a negative-edge trigger on CEXn
Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
1	0	0	1	0	0	Х	16-bit Software Timer
1	0	0	1	1	0	Х	16-bit High Speed Output
1	0	0	0 0 0 1 0 Pulse Width Mod		Pulse Width Modulator (PWM)		


18.4.1. Capture Mode

To use one of the PCA modules in the capture mode, either one or both of the bits CAPN and CAPP for that module must be set. The external CEX input for the module is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn and the ECCFn bits for the module are both set, an interrupt will be generated.

Figure 18-4. PCA Capture Mode








18.4.2. 16-bit Software Timer Mode


The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the module's CCAPMn register. The PCA timer will be compared to the module's capture registers, and when a match occurs an interrupt will occur if the CCFn and the ECCFn bits for the module are both set.



18.4.3. High Speed Output Mode

In this mode the CEX output associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode, the TOG, MAT and ECOM bits in the module's CCAPMn register must be set.

Figure 18-8. PCA High Speed Output Mode



18.4.4. PWM Mode

All of the PCA modules can be used as PWM outputs. The frequency of the output depends on the clock source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer.

The duty cycle of each module is determined by the module's capture register CCAPnL and the extended 9th bit, ECAPnL. When the 9-bit value of { 0, [CL] } is *less than* the 9-bit value of { ECAPnL, [CCAPnL] } the output will be low, and if *equal to or greater than* the output will be high.

When CL overflows from 0xFF to 0x00, { ECAPnL, [CCAPnL] } is reloaded with the value of { ECAPnH, [CCAPnH] }. This allows updating the PWM without glitches. The PWMn and ECOMn bits in the module's CCAPMn register must be set to enable the PWM mode.

Using the 9-bit comparison, the duty cycle of the output can be improved to really start from 0%, and up to 100%. The formula for the duty cycle is:


Duty Cycle =
$$1 - \{ ECAPnH, [CCAPnH] \} / 256$$
.

Where, [CCAPnH] is the 8-bit value of the CCAPnH register, and ECAPnH (bit-1 in the PCAPWMn register) is 1-bit value. So, { ECAPnH, [CCAPnH] } forms a 9-bit value for the 9-bit comparator.

For examples,

- a. If ECAPnH=0 & CCAPnH=0x00 (i.e., 0x000), the duty cycle is 100%.
- b. If ECAPnH=0 & CCAPnH=0x40 (i.e., 0x040) the duty cycle is 75%.
- c. If ECAPnH=0 & CCAPnH=0xC0 (i.e., 0x0C0), the duty cycle is 25%.
- d. If ECAPnH=1 & CCAPnH=0x00 (i.e., 0x100), the duty cycle is 0%.








18.4.5. Enhance PWM Mode

The PCA provides the variable PWM mode to enhance the control capability on PWM application. There are additional 10/12/16 bits PWM can be assigned in each channel and each PWM channel with different resolution and different phase delay can operate concurrently.

Figure 18-10. PCA Enhance PWM for 10/12/16-bit PWM Mode (Un-Buffered)







PCAPWMn: PWM Mode Auxiliary Register, n=0~7

SFR Page = 0 if n = 0~1 SFR Page = 1 if n = 6~7 SFR Page = 0~F if n = 2~5 SFR Address = 0xF2~0xF7

SFR Addres	$s = 0xF2\sim 0$	0xF7	RESET = 0000-0000						
7	6	5	4	3	2	1	0		
PnRS1	PnRS0	PnPS2	PnPS1	PnPS0	PnINV	ECAPnH	ECAPnL		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7~6: PWMn Resolution Setting 1~0.

00: 8 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XXXX-1111-1111 → XXXX-XXXX-0000-0000.

01: 10 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XX11-1111-1111 → XXXX-XX00-0000-0000.

10: 12 bit PWMn, the overflow is active when [CH, CL] counts XXXX-1111-1111-111 → XXXX-0000-0000-0000.

11: 16 bit PWMn, the overflow is active when [CH, CL] counts 1111-1111-1111→ 0000-0000-0000-0000.

Bit 5~3: PWMn Phase Setting 2~0.

000: The enabled PWM channel starts at 0 degree.

001: The enabled PWM channel starts at 90 degree.

010: The enabled PWM channel starts at 180 degree.

011: The enabled PWM channel starts at 270 degree.

100: The enabled PWM channel starts at 120 degree.

101: The enabled PWM channel starts at 240 degree.

110: The enabled PWM channel starts at 60 degree.

111: The enabled PWM channel starts at 300 degree.

In default PCA PWM mode, all PWM outputs are cleared on CL overflow (See Figure 18–9). All PWM outputs go to low simultaneously and are set to high by the match event from individual CCAPnL setting and CL counter. This mode PWM behaves a same phase PWM because the PWM outputs always start at the same time. The PCA enhanced PWM mode provides the phase delay function on each PWM channel with different PWM resolution. The following table indicates the counter value to clear PWM output if comparator result is matched. The set condition of PWM outputs keeps the original matched event by {CCFnH, CCFnL} and {CH, CL}. So after setting the phase delay parameter, software only take care the value of the PWM END count (PWM output SET) to implement the variable phase delay PWM.

Phase	0°/360°	90°	180°	270°	120°	240°	60°	300°
PWM8	00	40	80	C0	55	AA	2A	D5
PWM10	{00}00	{01}00	{10}00	{11}00	{01}55	{10}AA	{00}AA	{11}55
PWM12	000	400	800	C00	555	AAA	2AA	D55
PWM16	0000	4000	8000	C000	5555	AAAA	2AAA	D555

Bit 2: Invert PWM output on CEXn.

0: Non-inverted PWM output.

1: Inverted PWM output.

Bit 1: ECAPnH: Extended MSB bit, associated with CCAPnH to become a 9th-bit register used in 8-bit PWM mode. As well as for 10/12/16 bit PWM, it will become a 11th/13th/17th bit register.

Bit 0: ECAPnL: Extended MSB bit, associated with CCAPnL to become a 9th-bit register used in 8-bit PWM mode. As well as for 10/12/16 bit PWM, it will become a 11th/13th/17th bit register.

CMOD: PCA Counter Mode Register

SFR Page = $0 \sim F$ SFR Address = $0 \times D9$

RESET = 0000-x000

7	6	5	4	3	2	1	0
CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF
R/W	R/W						

Bit 6: BME4, Buffer Mode Enable on PCA module 4/5. It is only valid on both of PCA module 4 and module 5 in capture mode or PWM mode.

- 0: PCA Module 4/5 buffer mode disabled.
- 1: PCA Module 4/5 buffer mode enabled.

Bit 5: BME2, Buffer Mode Enable on PCA module 2/3. It is only valid on both of PCA module 2 and module 3 in capture mode or PWM mode.

- 0: PCA Module 2/3 buffer mode disabled.
- 1: PCA Module 2/3 buffer mode enabled.

Bit 4: BME0, Buffer Mode Enable on PCA module 0/1. It is only valid on both of PCA module 0 and module 1 in capture mode or PWM mode.

- 0: PCA Module 0/1 buffer mode disabled.
- 1: PCA Module 0/1 buffer mode enabled.

PWMCR: PWM Control Register

R/W	R/W	W	R/W	R/W	R/W	R/W	R/W
PCAE	EXDT	0	PFCF	PFCM	PFCS2	PFCS1	PFCS0
7	6	5	4	3	2	1	0
SFR Address	= 0xBC				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7: PCAE, PWM Central Aligned Enabled. PCAE controls the enabled PWM channels to central aligned modulation including buffer mode PWM or non-buffer mode PWM. In this PWM mode, the PWM frequency is the half of edge aligned mode. This function is only active on PWMO0~5.

- 0: Set the PWM function with edge aligned modulation.
- 1: Enable the PWM function with central aligned modulation.




Figure 18-12. Waveform of Edge Aligned PWM and Central Aligned PWM

Bit 6: EXDT: Extend Dead-Time in PWM Period. This function will corrupt the non-PWM channel function. Such as capture mode, software timer mode and high speed output mode. The waveform of EXDT control bit is shown in Figure 18–16.

- 0: Disable M + 2P.
- 1: Enable M + 2P on enabled PWM channel.
- Bit 5: Reserved. Software must write "0" on this bit when the PWMCR is written.

Bit 4: PFCF, PWM Forced Cutoff Flag. This bit is set by PFCS2~0 controlled and software programming. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.

- 0: There is no PWM Forced Cutoff event happened. It is only cleared by software.
- 1: There is a PWM Forced Cutoff event happened or software triggers a PWM Forced Cutoff.

Bit 3: PFCM, PWM Forced Cutoff Mode selection.

- 0: Latched Mode.
- 1: Cycle-by-cycle Mode.






Figure 18-13. Latch Mode Waveform of PWM Forced Cutoff






Bit 2~0: PFCS2~0, PWM Forced Cutoff Source selection. This function is only active on PWMO0~5.

PFCS[2:0]	PWM Forced Cutoff Source
000	Disable
001	nINT0 Active
010	nINT1 Active
011	nINT0 Active & nINT1 Active
100	nINT2 Active
101	nINT0 Active & nINT2 Active
110	nINT1 Active & nINT2 Active
111	nINT0 Active & nINT1 Active & nINT2 Active

Figure 18-15. PWM Forced Cutoff source



PDTCR: PWM Dead-Time Control Register

SFR Page = $0 \sim F$ SFR Address = $0 \times BD$

RESET = 0000-0000

7	6	5	4	3	2	1	0
DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: DTPS1~0, Clock Pre-Scaler of Dead-Time counter.

DTPS[1:0]	Pre-Scaler Selection
00	SYSCLK
01	SYSCLK/2
10	SYSCLK/4
11	SYSCLK/8

Bit 5~0: DT5~0, Dead-Time period control bits.

Dead-Time Period
Dead-Time Disabled
Pre-Scaler Clock X 1
Pre-Scaler Clock X 2
Pre-Scaler Clock X 3
Pre-Scaler Clock X 30
Pre-Scaler Clock X 31


CCAPMn: PCA Module Compare/Capture Register, n=0~5


SFR Page = 0 only

SFR Address $= 0xDA\sim0xDF$ RESET = 0000-0000 6 5 4 3 DTEn ECOMn CAPPn CAPNn MATn TOGn PWMn **ECCFn** R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7: DTEn. Enable Dead-Time control on PWMHn/PWMLn output pair. This bit is only valid on n= 0, 2 and 4 and the dead-time function is active when PWM channel is operating in buffer mode. The channel buffer mode is enabled by BME0, BME2 or BME4 in CMOD.


- 0: Disable the Dead-Time control on PWMn/PWNn+1 output. (n= 0, 2, 4)
- 1: Enable the Dead-Time control on PWMn/PWMn+1 output. (n= 0, 2, 4)





18.4.6. PCA Module Output Control

Figure 18-17. PWM output control



PAOE: PWM Additional Output Enable Register

SFR Page = 0~F

SFR Addres	S = UXF1	RESEI = 0001-1001					
7	6	5	4	3	2	1	0
P470P4	P410P2	P40OP2	P24OP2	P26OP4	P21OP0	P20OP0	P22OP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P47OP4, P4.7 Output PWM4.

0: Disable P4.7 to output PWM4. Default is disabled.

1: Enable P4.7 to output PWM4.

Bit 6: P41OP2, P4.1 Output PWM2.

0: Disable P4.1 to output PWM2. Default is disabled.

1: Enable P4.1 to output PWM2.

Bit 5: P40OP2, P4.0 Output PWM2.

0: Disable P4.0 to output PWM2. Default is disabled.

1: Enable P4.0 to output PWM2.

Bit 4: P24OP2, P2.4 Output PWM2.

0: Disable P2.4 to output PWM2.

1: Enable P2.4 to output PWM2. **Default is enabled.**

Bit 3: P26OP4, P2.6 Output PWM4.

0: Disable P2.6 to output PWM4.

1: Enable P2.6 to output PWM4. Default is enabled.

Bit 2: P21OP0, P2.1 Output PWM0.

0: Disable P2.1 to output PWM0. Default is disabled.

1: Enable P2.1 to output PWM0.

Bit 1: P20OP2, P2.0 Output PWM0.

0: Disable P2.0 to output PWM0. Default is disabled.

1: Enable P2.0 to output PWM0.

Bit 0: P22OP0, P2.2 Output PWM0. 0: Disable P2.2 to output PWM0.

1: Enable P22 to output PWM0. Default is enabled.

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

RESET = 0000-0000

Of It Addi	C33 - UXAZ	112021 - 0000 0000					
7	6	5	4	3	2	1	0
P1KBIF	H P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: P3CEX, CEX5, CEX3 and CEX1 function on P3.5, P3.4 and P3.3.

P3CEX	CEX5	CEX3	CEX1
0	P2.7	P2.5	P2.3
1	1 P3.5		P3.3

AUXR3: Auxiliary Register 3

SFR Page = $0 \sim F$ SFR Address = $0 \times A4$

RESET = 0000-0000

7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: C0PLK, PCA buffered PWM/C0PM update control.

0: Buffered PWM/COPM is auto-updated on PCA base timer overflow.

1: Disable the buffered PWM/COPM auto-updated.

Bit 1: P3ECI, ECI function on P3.2.

P3ECI	ECI
0	P2.1
1	P3.2

AUXR4: Auxiliary Register 4

SFR Page = 0 only SFR Address = 0xC2

SFR Address	s = 0xC2	RESET = 0000-0000					
7	6	5	4	3	2	1	0
I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


Bit 0: C0PS0, PCA0 CEX4 Port pin Selection 0.

<u> </u>	
C0PS0	CEX4
0	P2.6
1	P1.7

19. Serial Peripheral Interface (SPI)

The MG82F5B32 provides a high-speed serial communication interface, the SPI interface. SPI is a full-duplex, high-speed and synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 24 Mbps can be supported in Master or 12MHz in Slave mode under a 48MHz system clock. It has a Transfer Completion Flag (SPIF), Write Collision Flag (WCOL) and Mode Fault flag (MODF) in the SPI status register (SPSTAT). And a specially designed Transmit Holding Register (THR) improves the transmit performance compared to the conventional SPI and THRF flag indicates the THR is full or empty. SPIBSY read-only flag reports the Busy state in SPI engine.





The SPI interface has four pins: MISO, MOSI, SPICLK and nSS:

- SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on the MOSI pin (Master Out / Slave In) and flows from slave to master on the MISO pin (Master In / Slave Out). The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0, these pins function as normal I/O pins.
- /SS is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its nSS pin to determine whether it is selected. The /SS is ignored if any of the following conditions are true:
- If the SPI system is disabled, i.e. SPEN (SPCTL.6) = 0 (reset value).
- If the SPI is configured as a master, i.e., MSTR (SPCTL.4) = 1, and P1.4 (nSS) is configured as an output.
- If the /SS pin is ignored, i.e. SSIG (SPCTL.7) bit = 1, this pin is configured for port functions.

Note: See the AUXR1 in Section "4.3 Alternate Function Redirection", for its alternate pin-out option.

Note that even if the SPI is configured as a master (MSTR=1), it can still be converted to a slave by the logic low of nSS pin input (if SSIG=0). Should this happen, the SPIF bit (SPSTAT.7) will be set and SPEN will be cleared. (See Section "19.2.3 Mode Change on nSS-pin")


megawin Version: 1.3B 159

19.1. Typical SPI Configurations

19.1.1. Single Master & Single Slave

For the master: any port pin, including nSS GPIO, can be used to drive the nSS pin of the slave. For the slave: SSIG is '0', and nSS pin is used to determine whether it is selected.


Figure 19–2. SPI single master & single slave configuration



19.1.2. Dual Device, where either can be a Master or a Slave

Two devices are connected to each other and either device can be a master or a slave. When no SPI operation is occurring, both can be configured as masters with MSTR=1, SSIG=0 and P1.4 (nSS) configured in quasi-bidirectional mode. When any device initiates a transfer, it can configure P1.4 as an output and drive it low to force a "mode change to slave" in the other device. (See Section "19.2.3 Mode Change on nSS-pin")


Figure 19-3. SPI dual device configuration, where either can be a master or a slave



19.1.3. Single Master & Multiple Slaves

For the master: any port pin, including nSS GPIO, can be used to drive the nSS pins of the slaves. For all the slaves: SSIG is '0', and nSS pin are used to determine whether it is selected.

Figure 19-4. SPI single master multiple slaves configuration



19.2. Configuring the SPI

Table 19–1 shows configuration for the master/slave modes as well as usages and directions for the modes.

Table 19-1. SPI Master and Slave Selection

SPEN (SPCTL.6)	SSIG (SPCTL.7)	nSS -pin	MSTR (SPCTL.4)	Mode	MISO -pin	MOSI -pin	SPICLK -pin	Remarks
0	Х	Х	Х	SPI disabled	input	input	input	P1.4~P1.7 are used as general port pins.
1	0	0	0	Salve (selected)	output	input	input	Selected as slave.
1	0	1	0	Slave (not selected)	Hi-Z	input	input	Not selected.
1	0	0	1 → 0	Slave (by mode change)	output	input	input	Mode change to slave if nSS pin is driven low, then MSTR will be cleared to '0' by H/W automatically, and SPEN is cleared, MODF is set.
1	0	1	1	Master (idle)	input	Hi-Z	Hi-Z	MOSI and SPICLK are at high impedance to avoid bus contention when the Master is idle.
				Master (active)		output	output	MOSI and SPICLK are push-pull when the Master is active.
1	1	Χ	0	Slave	output	input	input	
1	1	Х	1	Master	input	output	output	

[&]quot;X" means "don't care".

19.2.1. Additional Considerations for a Slave

When CPHA is 0, SSIG must be 0 and nSS pin must be negated and reasserted between each successive serial byte transfer. Note the SPDAT register cannot be written while nSS pin is active (low), and the operation is undefined if CPHA is 0 and SSIG is 1.

When CPHA is 1, SSIG may be 0 or 1. If SSIG=0, the nSS pin may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred for use in systems having a single fixed master and a single slave configuration.

19.2.2. Additional Considerations for a Master

In SPI, transfers are always initiated by the master. If the SPI is enabled (SPEN=1) and selected as master, writing to the SPI data register (SPDAT) by the master starts the SPI clock generator and data transfer. The data will start to appear on MOSI about one half SPI bit-time to one SPI bit-time after data is written to SPDAT.

Before starting the transfer, the master may select a slave by driving the nSS pin of the corresponding device low. Data written to the SPDAT register of the master is shifted out of MOSI pin of the master to the MOSI pin of the slave. And, at the same time the data in SPDAT register of the selected slave is shifted out on MISO pin to the MISO pin of the master.

After shifting one byte, the SPI clock generator stops, setting the transfer completion flag (SPIF) and an interrupt will be created if the SPI interrupt is enabled. The two shift registers in the master CPU and slave CPU can be considered as one distributed 16-bit circular shift register. When data is shifted from the master to the slave, data is also shifted in the opposite direction simultaneously. This means that during one shift cycle, data in the master and the slave are interchanged.

megawin Version: 1.3B 161

19.2.3. Mode Change on nSS-pin

If SPEN=1, SSIG=0, MSTR=1 and /SS pin=1, the SPI is enabled in master mode. In this case, another master can drive this pin low to select this device as an SPI slave and start sending data to it. To avoid bus contention, the SPI becomes a slave. As a result of the SPI becoming a slave, the MOSI and SPICLK pins are forced to be an input and MISO becomes an output. The SPIF flag in SPSTAT is set, and if the SPI interrupt is enabled, an SPI interrupt will occur. User software should always check the MSTR bit. If this bit is cleared by a slave select and the user wants to continue to use the SPI as a master, the user must set the MSTR bit again, otherwise it will stay in slave mode.

19.2.4. Transmit Holding Register Full Flag

To speed up the SPI transmit performance, a specially designed Transmit Holding Register (THR) improves the latency time between byte to byte transmitting in CPU data moving. And a set THR-Full flag, THRF (SPSTAT.5), indicates the data in THR is valid and waiting for transmitting. If THR is empty (THRF=0), software writes one byte data to SPDAT will store the data in THR and set the THRF flag. If Output Shift Register (OSR) is empty, hardware will move THR data into OSR immediately and clear the THRF flag. In SPI mater mode, valid data in OSR triggers a SPI transmit. In SPI slave mode, valid data in OSR is waiting for another SPI master to shift out the data. If THR is full (THRF=1), software writes one byte data to SPDAT will set a write collision flag, WCOL (SPSTAT.6).

19.2.5. Write Collision

The SPI in MG82F5B32 is double buffered data both in the transmit direction and in the receive direction. New data for transmission cannot be written to the THR until the THR is empty. The read-only flag, THRF, indicates the THR is full or empty. The WCOL (SPSTAT.6) bit is set to indicate data collision when the data register is written during set THRF. In this case, the SPDAT writing operation is ignored.

While write collision is detected for a master or a slave, it is uncommon for a master because the master has full control of the transfer in progress. The slave, however, has no control over when the master will initiate a transfer and therefore collision can occur.

WCOL can be cleared in software by writing '1' to the bit.

19.2.6. SPI Clock Rate Select

The SPI clock rate selection (in master mode) uses the SPR1 and SPR0 bits in the SPCON register and SPR2 in the SPSTAT register, as shown in Table 19–2.

Table 19-2. SPI Serial Clock Rates

SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=48MHz	
0	0	0	SYSCLK/4	3 MHz	12 MHz	
0	0	1	SYSCLK/8	1.5 MHz	6 MHz	
0	1	0	SYSCLK/16	750 KHz	3 MHz	
0	1	1	SYSCLK/32	375 KHz	1.5 MHz	
1	0	0	SYSCLK/64	187.5 KHz	750 KHz	
1	0	1	SYSCLK/2	6MHz	24MHz	
1	1	0	S1TOF/6	Variable	Variable	
1	1	1	T0OF/6	Variable	Variable	

Note:

- 1. SYSCLK is the system clock.
- 2. S1TOF is UART1 Baud-Rate Generator Overflow.
- 3. TOOF is Timer 0 Overflow.

19.3. Data Mode

Clock Phase Bit (CPHA) allows the user to set the edges for sampling and changing data. The Clock Polarity bit, CPOL, allows the user to set the clock polarity. The following figures show the different settings of Clock Phase Bit, CPHA.


Table 19-3. SPI mode definition


Slave Output

nSS (if SSIG=0)


SPI Mode	CPOL	CPHA	Leading Edge	Trailing Edge
0	0	0	Sample (Rising)	Setup (Falling)
1	0	1	Setup (Rising)	Sample (Falling)
2	1	0	Sample (Falling)	Setup (Rising)
3	1	1	Setup (Falling)	Sample (Rising)









megawin Version: 1.3B 163





19.4. Daisy-Chain Connection

If SPI0 is defined in slave mode, it can be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line (nSS) from the master device.



19.4.1. Configuring the Daisy-Chain

How to Configure SPI Slave in Daisy-Chain

- Configure SPCON to define the data mode and select SPI0 in slave mode.
- Set SPI0M0 (AUXR4.4) to enable SPI0 in Daisy-Chain mode.
- Service SPIF to get daisy-chain communication.

19.5. SPI Register

The following special function registers are related to the SPI operation:

SPCON: SPI Control Register

SFR Page $= 0 \sim F$ SFR Address = 0x85RESET= 0000-0100 0 6 5 4 3 SSIG **SPEN** DORD **MSTR CPOL CPHA** SPR1 SPR0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7: SSIG, nSS is ignored.

0: The nSS pin decides whether the device is a master or slave.

1: MSTR decides whether the device is a master or slave.

Bit 6: SPEN, SPI enable.

0: The SPI interface is disabled and all SPI pins will be general-purpose I/O ports.

1: The SPI is enabled.

Bit 5: DORD, SPI data order.

- 0: The MSB of the data byte is transmitted first.
- 1: The LSB of the data byte is transmitted first.

Bit 4: MSTR, Master/Slave mode select

- 0: Selects slave SPI mode.
- 1: Selects master SPI mode.

Bit 3: CPOL, SPI clock polarity select

- 0: SPICLK is low when Idle. The leading edge of SPICLK is the rising edge and the trailing edge is the falling edge.
- 1: SPICLK is high when Idle. The leading edge of SPICLK is the falling edge and the trailing edge is the rising edge.

Bit 2: CPHA, SPI clock phase select

- 0: Data is driven when nSS pin is low (SSIG=0) and changes on the trailing edge of SPICLK. Data is sampled on the leading edge of SPICLK.
- 1: Data is driven on the leading edge of SPICLK, and is sampled on the trailing edge.

(Note: If SSIG=1, CPHA must not be 1, otherwise the operation is not defined.)

Bit 1~0: SPR1-SPR0, SPI clock rate select 0 & 1 (associated with SPR2, when in master mode)

SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=48MHz	
0	0	0	SYSCLK/4	3 MHz	12 MHz	
0	0	1	SYSCLK/8	1.5 MHz	6 MHz	
0	1	0	SYSCLK/16	750 KHz	3 MHz	
0	1	1	SYSCLK/32	375 KHz	1.5 MHz 750 KHz	
1	0	0	SYSCLK/64	187.5 KHz		
1	0	1	SYSCLK/2	6MHz	24MHz	
1	1	0	S1TOF/6	Variable	Variable	
1	1	1	T0OF/6	Variable	Variable	

Note:

- 1. SYSCLK is the system clock.
- 2. S1TOF is UART1 Baud-Rate Generator Overflow.
- 3. TOOF is Timer 0 Overflow.

SPSTAT: SPI Status Register

SFR Page = 0~F

SFR Address	s = 0x84			RESET= 0000-XXX0				
7	6	5	4	3	2	1	0	
SPIF	WCOL	THRF	SPIBSY	MODF	0	0	SPR2	
R/W	R/W	R	R	R/W	W	W	R/W	

Bit 7: SPIF, SPI transfer completion flag

- 0: The SPIF is cleared in software by writing "1" to this bit.
- 1: When a serial transfer finishes, the SPIF bit is set and an interrupt is generated if SPI interrupt is enabled. If nSS pin is driven low when SPI is in master mode with SSIG=0, SPIF will also be set to signal the "mode change".

Bit 6: WCOL, SPI write collision flag.

- 0: The WCOL flag is cleared in software by writing "1" to this bit.
- 1: The WCOL bit is set if the SPI data register, SPDAT, is written during a data transfer (see Section "19.2.5 Write Collision").

Bit 5: THRF, Transmit Holding Register (THR) Full flag. Read only.

- 0: Means the THR is "empty". This bit is cleared by hardware when the THR is empty. That means the data in THR is loaded (by H/W) into the Output Shift Register to be transmitted, and now the user can write the next data byte to SPDAT for next transmission.
- 1: Means the THR is "full". This bit is set by hardware just when SPDAT is written by software.

Bit 4, SPIBSY, SPI Busy flag. Read only.

- 0: It indicates SPI engine is idle and all shift registers are empty.
- 1: It is set to logic 1 when a SPI transfer is in progress (Master or slave Mode).

Bit 3: Mode Fault Flag. This bit is set to logic 1 by hardware when a master mode collision is detected (nSS is low, MSTEN = 1, and SSIG = 0). If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software writing "1".

Bit 2~1: Reserved. Software must write "0" on these bits when SPSTAT is written.

Bit 0: SPR2, SPI clock rate select 2 (associated with SPR1 and SPR0).

5

P4SPI

R/W

SPDAT: SPI Data Register

SFR Page $= 0 \sim F$ SFR Address = 0x86RESET= 0000-0000 6 5 0 (MSB) (LSB) R/W R/W R/W R/W R/W R/W R/W R/W

SPDAT has two physical buffers for writing to and reading from during transmit and receive, respectively.

3

P3S1MI

R/W

R/W

AUXR1: Auxiliary Control Register 1

6

R/W

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

7

P1KBIH

R/W

RESET = 0000-0000

2 1 0

P6TWI P3CEX DPS

R/W

R/W

Bit 5: P4SPI, SPI interface on P4.3~P4.0.

	,										
P4SPI	P4SPI nSS		MISO	SPICLK							
0	P1.4	P1.5	P1.6	P1.7							
1	P2.0	P2.1	P4.1	P4.0							

4

P3S1

R/W

AUXR4: Auxiliary Register 4

SFR Page = 0 only

SFR Addres	S = UXUZ	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 4: SPI0M0, SPI0 model control bit 0. It controls the SPI application with daisy-chain connection.


- 0: Disable the mode control.
- 1: Enable the mode control.

20. Two Wire Serial Interface (TWI0/I2C0 and TWI1/I2C1)


The Two-Wire Serial interface is a two-wire, bi-directional serial bus. It is ideally suited for typical microcontroller applications. The MG82F5B32 is embedded two independent hardware engine to service the Two-Wire Serial Interface, TWI0/I2C0 and TWI1/I2C1. TWI1/I2C1 is duplicated design from TWI0/I2C0 with fully compatible control flow except different SFR access page and different port pin. All TWI0/I2C0 SFRs are accessed in SFR page 1 and its interface pins are TWI0_SCL and TWI0_SDA. The SFRs of TWI1/I2C1 are located in SFR page 2 with the two signals, TWI1_SCL and TWI1_SDA.


The TWI/I2C protocol allows the systems designer to interconnect up to 128 different devices using only two bidirectional bus lines, one for clock (TWI0_SCL) and one for data (TWI0_SDA). The TWI0 bus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The only external hardware needed to implement this bus is a single pull-up resistor for each of the TWI/I2C bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI/I2C protocol.

Figure 20-1. TWI/I2C Bus Interconnection



The TWI/I2C bus may operate as a master and/or slave, and may function on a bus with multiple masters. The CPU interfaces to the TWI/I2C through the following four special function registers: SICON configures the TWI/I2C bus; SISTA reports the status code of the TWI/I2C bus; and SIDAT is the data register, used for both transmitting and receiving TWI/I2C data. SIADR is the slave address register. And, the TWI/I2C hardware interfaces to the serial bus via two lines: SDA (serial data line) and SCL (serial clock line).





megawin Version: 1.3B 168

20.1. Operating Modes

There are four operating modes for the TWI/I2C: 1) Master/Transmitter mode, 2) Master/Receiver mode, 3) Slave/Transmitter mode and 4) Slave/Receiver mode. Bits STA, STO and AA in SICON decide the next action which the TWI/I2C hardware will take after SI is cleared by software. When the next action is completed, a new status code in SISTA will be updated and SI will be set by hardware in the same time. Now, the interrupt service routine is entered (if the TWI/I2C interrupt is enabled), and the new status code can be used to determine which appropriate routine the software is to branch to.

20.1.1. Master Transmitter Mode

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver. Before the master transmitter mode can be entered, SICON must be initialized as follows:

SICON

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
Bit rate	1	0	0	0	Х	Bit rate	

CR0, CR1, and CR2 define the serial bit rate. ENSI must be set to logic 1 to enable TWI/I2C. If the AA bit is reset, TWI/I2C will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, TWI/I2C cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by software setting the STA bit. The TWI/I2C logic will now test the serial bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (SISTA) will be 08H. This status code must be used to vector to an interrupt service routine that loads SIDAT with the slave address and the data direction bit (SLA+W). The SI bit in SICON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated START condition (state 10H), TWI/I2C may switch to the master receiver mode by loading SIDAT with SLA+R.

20.1.2. Master Receiver Mode

In the master receiver mode, a number of data bytes are received from a slave transmitter. SICON must be initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load SIDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in SICON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. They are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated start condition (state 10H). TWI/I2C may switch to the master transmitter mode by loading SIDAT with SLA+W.

megawin Version: 1.3B 169

20.1.3. Slave Transmitter Mode

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver. To initiate the slave transmitter mode, SIADR and SICON must be loaded as follows:

SIADR

7	6	5	4	3	2	1	0		
Χ	Χ	Χ	Χ	Χ	Χ	Χ	GC		

|<---->|

The upper 7 bits are the address to which TWI/I2C will respond when addressed by a master. If the LSB (GC) is set, TWI/I2C will respond to the general call address (00H); otherwise it ignores the general call address.

SICON

Ī	7	6	5	4	3	2	1	0
Ī	CR2	ENSI	STA	STO	SI	AA	CR1	CR0
Ī	Χ	1	0	0	0	1	Х	Х

CR0, CR1, and CR2 do not affect TWI/I2C in the slave mode. ENSI must be set to "1" to enable TWI/I2C. The AA bit must be set to enable TWI/I2C to acknowledge its own slave address or the general call address. STA, STO, and SI must be cleared to "0".

When SIADR and SICON have been initialized, TWI/I2C waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for TWI/I2C to operate in the slave transmitter mode. After its own slave address and the "R" bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave transmitter mode may also be entered if arbitration is lost while TWI/I2C is in the master mode (see state B0H).

If the AA bit is reset during a transfer, TWI/I2C will transmit the last byte of the transfer and enter state C0H or C8H. TWI/I2C is switched to the not-addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, TWI/I2C does not respond to its own slave address or a general call address. However, the serial bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate TWI/I2C from the bus.

20.1.4. Slave Receiver Mode

In the slave receiver mode, a number of data bytes are received from a master transmitter. Data transfer is initialized as in the slave transmitter mode.

When SIADR and SICON have been initialized, TWI/I2C waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for TWI/I2C to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave receiver mode may also be entered if arbitration is lost while TWI/I2C is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, TWI/I2C will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, TWI/I2C does not respond to its own slave address or a general call address. However, the serial bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate from the bus.

20.2. Miscellaneous States

There are two SISTA codes that do not correspond to a defined TWI/I2C hardware state, as described below.

S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when TWI/I2C is not involved in a serial transfer.

S1STA = 00H:


This status code indicates that a bus error has occurred during an TWI/I2C serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal TWI/I2C signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared by software. This causes TWI/I2C to enter the "not-addressed" slave mode (a defined state) and to clear the STO flag (no other bits in SICON are affected). The TWI0_SDA and TWI0_SCL lines are released (a STOP condition is not transmitted).


20.3. Using the TWI/I2C


The TWI/I2C is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI/I2C is interrupt-based, the application software is free to carry on other operations during a TWI/I2C byte transfer. Note that the TWI0/I2C0 interrupt enable bit ETWI0 bit (EIE1.6) together with the EA bit allow the application to decide whether or not assertion of the SI Flag should generate an interrupt request. When the SI flag is asserted, the TWI/I2C has finished an operation and awaits application response. In this case, the status register SISTA contains a status code indicating the current state of the TWI/I2C bus. The application software can then decide how the TWI/I2C should behave in the next TWI/I2C bus operation by properly programming the STA, STO and AA bits (in SICON).


The following operating flow charts will instruct the user to use the TWI/I2C using state-by-state operation. First, the user should fill SIADR with its own Slave address (refer to the previous description about SIADR). To act as a master, after initializing the SICON, the first step is to set "STA" bit to generate a START condition to the bus. To act as a slave, after initializing the SICON, the TWI/I2C waits until it is addressed. And then follow the operating flow chart for a number a next actions by properly programming (STA,STO,SI,AA) in the SICON. Since the TWI/I2C hardware will take next action when SI is just cleared, it is recommended to program (STA,STO,SI,AA) by two steps, first STA, STO and AA, then clear SI bit (may use instruction "CLR SI") for safe operation. "don't care"


The figure below shows how to read the flow charts.














20.4. TWI0/I2C0 Register

SIADR: TWI0/I2C0 Address Register

SFR Page	= 0 only						
SFR Addres	s = 0xD1		RESET= 0000-0000				
7	6	5	4	3	2	1	0
A6	A5	A4	A3	A2	A1	A0	GC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The CPU can read from and write to this register directly. SIADR is not affected by the TWI0/I2C0 hardware. The contents of this register are irrelevant when TWI0/I2C0 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI0/I2C0 bus after a START condition.

SIDAT: TWI0/I2C0 Data Register

SFR Page	= 0 only						
SFR Address	= 0xD2	RESET= 0000-0000					
7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI0/I2C0 is in a defined state and the serial interrupt flag (SI) is set. Data in SIDAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SIDAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SIDAT.

SIDAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI0/I2C0 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SIDAT on the rising edges of serial clock pulses on the TWI0_SCL line. When a byte has been shifted into SIDAT, the serial data is available in SIDAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SIDAT on the falling edges of clock pulses on the TWI0_SCL line.

When the CPU writes to SIDAT, the bit SD7 is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in SIDAT will have been transmitted to the SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SIDAT.

SICON: TWI0/I2C0 Control Register

,	SFR Page	= 0 only							
9	SFR Address	Address = 0xD4 RESET= 0000-0000							
	7	6	5	4	3	2	1	0	
	CR2	ENSI	STA	STO	SI	AA	CR1	CR0	
_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The CPU can read from and write to this register directly. Two bits are affected by the TWI0/I2C0 hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENSI="0".

Bit 7: CR2, TWI0/I2C0 Clock Rate select bit 2 (associated with CR1 and CR0).

Bit 6: ENSI, the TWI0/I2C0 Hardware Enable Bit

When ENSI is "0", the TWI0 _SDA and TWI0_SCL outputs are in a high impedance state, and it will ignore the input signals. Under this condition, the TWI0/I2C0 is in the not-addressed slave state, and STO is forced to "0". No other bits are affected, and the TWI0_SDA and TWI0_SCL can be used as general purpose I/O pins. When ENSI is "1", TWI0/I2C0 is enabled, the TWI0_SDA and TWI0_SCL assign to port pin latch, such as P4.1 and P4.0. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

Bit 5: STA, the START Flag

When sets the STA to enter master mode, the TWI0/I2C0 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI0/I2C0 will wait for a STOP condition and generates a START condition after a delay. If STA is set while TWI0/I2C0 is already in a master mode and one or more bytes are transmitting or receiving, TWI0/I2C0 will send a repeated START condition. STA may be set at any time. STA may also be set when TWI0/I2C0 is an addressed slave mode. When the STA bit is reset, no START condition or repeated START condition will be generated.

Bit 4: STO, the STOP Flag

When the STO is set while TWI0/I2C0 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI0/I2C0 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI0/I2C0 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if TWI0/I2C0 is in a master mode (in a slave mode, TWI0/I2C0 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

Bit 3: SI, the Serial Interrupt Flag

When a new TWI0/I2C0 state is present in the SISTA register, the SI flag is set by hardware. And, if the TWI0/I2C0 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI is set, the low period of the serial clock on the TWI0_SCL line is stretched, and the serial transfer is suspended. A high level on the TWI0_SCL line is unaffected by the serial interrupt flag. SI must be cleared by software writing "0" on this bit. When the SI flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI0_SCL line.

Bit 2: AA, the Assert Acknowledge Flag

If the AA flag is set to "1", an Acknowledge (low level to TWI0_SDA) will be returned during the acknowledge clock pulse on the TWI0_SCL line when:

- 1) The own slave address has been received.
- 2) A data byte has been received while TWI0/I2C0 is in the master/receiver mode.
- 3) A data byte has been received while TWI0/I2C0 is in the addressed slave/receiver mode.

If the AA flag is reset to "0", a not acknowledge (high level to TWI0_SDA) will be returned during the acknowledge clock pulse on TWI0 SCL when:

- 1) A data has been received while TWI0/I2C0 is in the master/receiver mode.
- 2) A data byte has been received while TWI0/I2C0 is in the addressed slave/receiver mode.

Bit 7, 1~0: CR2, CR1 and CR0, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI0/I2C0 is in a master mode. The clock rate is not important when TWI0/I2C0 is in a slave mode because TWI0/I2C0 will automatically synchronize with any clock frequency, which is from a master, up to 100KHz. The various serial clock rates are shown in Table 20–1.

Table 20-1. TWI0/I2C0 Serial Clock Rates

CR2	CR1	CR0	TWI0/I2C0 Clock Selection	TWI0/I2C0 Clock Rate @ SYSCLK=12MHz			
0	0	0	SYSCLK/8	1.5 MHz			
0	0	1	SYSCLK/16	750 KHz			
0	1	0	SYSCLK/32	375 KHz			
0	1	1	SYSCLK/64	187.5 KHz 93.75 KHz			
1	0	0	SYSCLK/128				
1	0	1	SYSCLK/256	46.875 KHz			
1	1	0	S1TOF/6	Variable			
1	1	1	T0OF/6	Variable			

- Note:1. The Maximum TWI0/I2C0 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.
 - 2. SYSCLK is the system clock.
 - 3. S0TOF is UART0 Baud-Rate Generator Overflow.
 - 4. TOOF is Timer 0 Overflow.

SISTA: TWI0/I2C0 Status Register

SFR Page = 0 only = 0xD3SFR Address RESET= 1111-1000 7 6 5 4 3 2 1 0 SIS7 SIS6 SIS5 SIS4 SIS3 SIS2 SIS1 SIS0 R R R R

SISTA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SISTA contains F8H, no serial interrupt is requested. All other SISTA values correspond to defined TWI0/I2C0 states. When each of these states is entered, a status interrupt is requested (SI=1). A valid status code is present in SISTA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

RESET = 0000-0000

Of It / taaroo	0 - 0// 12				INDUE I	0000 0000	
7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: P6TWI, TWI0/I2C0 function on P6. The function is valid when P60OC[1:0] is equal to "00".

P6TWI	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

AUXR4: Auxiliary Register 4

SFR Page = 0 only

SFR Address = 0xC2 RESET = 0000-0000

7	6	5	4	3	2	1	0
I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 6: TWICF, TWI0/I2C0 serial Clock input Filter.

0: Disable TWICF function.

1: Enable TWICF function.

20.5. TWI1/I2C1 Register

SI1ADR: TWI1/I2C1 Address Register

SFR Page = 1 only SFR Address = 0xD1RESET= 0000-0000 7 6 5 4 3 2 1 0 A61 A51 A41 A31 A21 A11 A01 GC₁ R/W R/W R/W R/W R/W R/W R/W R/W

The CPU can read from and write to this register directly. SI1ADR is not affected by the TWI1/I2C1 hardware. The contents of this register are irrelevant when TWI1/I2C1 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC1) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI1/I2C1 bus after a START condition.

SI1DAT: TWI1/I2C1 Data Register

SFR Page	= 1 only						
SFR Address	= 0xD2				RESET= 0	0000-0000	
7	6	5	4	3	2	1	0
D71	D61	D51	D41	D31	D21	D11	D01
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI1/I2C1 is in a defined state and the serial interrupt flag (SI1) is set. Data in SI1DAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SI1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SI1DAT.

SI1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI1/I2C1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SI1DAT on the rising edges of serial clock pulses on the TWI1_SCL line. When a byte has been shifted into SI1DAT, the serial data is available in SI1DAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SI1DAT on the falling edges of clock pulses on the TWI1_SCL line.

When the CPU writes to SI1DAT, the bit SD71 is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in SI1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SI1DAT.

SI1CON: TWI1/I2C1 Control Register

SFK Page	= 1 only								
SFR Addres	s = 0xD4	RESET= 0000-0000							
7	6	5	4	3	2	1	0		
CR21	ENSI1	STA1	STO1	SI1	AA1	CR11	CR01		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

The CPU can read and write to this register directly. Two bits are affected by the TWI/I2C1 hardware: the SI1 will be set when a serial interrupt occurred, and the STO1 will be cleared when a STOP condition is present on the bus. The STO1 bit is also cleared when ENSI1="0".

Bit 7: CR21, TWI1/I2C1 Clock Rate select bit 2 (associated with CR11 and CR01).

Bit 6: ENSI1, the TWI1/I2C1 Hardware Enable Bit

When ENSI1 is "0", the TWI1_SDA and TWI1_SCL outputs are in a high impedance state, and it will ignore the input signals. Under this condition, the TWI1/I2C1 is in the not-addressed slave state, and STO1 is forced to "0". No other bits are affected, and the TWI1_SDA and TWI1_SCL can be used as general purpose I/O pins. When ENSI1 is "1", TWI1/I2C1 is enabled, the TWI1_SDA and TWI1_SCL assign to port pin latch, such as P1.0 and P1.1. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

Bit 5: STA1, the START Flag

When sets the STA1 to enter master mode, the TWI1/I2C1 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI1/I2C1 will wait for a STOP condition and generates a START condition after a delay. If STA1 is set while TWI1/I2C1 is already in a master mode and one or more bytes are transmitting or receiving, TWI1/I2C1 will send a repeated START condition. STA1 may be set at any time. STA1 may also be set when TWI1/I2C1 is an addressed slave mode. When the STA1 bit is reset, no START condition or repeated START condition will be generated.

Bit 4: STO1, the STOP Flag

When the STO1 is set while TWI1/I2C1 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI1/I2C1 hardware clears the STO1 flag. In a slave mode, the STO1 flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI1/I2C1 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO1 flag is automatically cleared by hardware. If the STA1 and STO1 bits are both set, then a STOP condition is transmitted to the bus if TWI1/I2C1 is in a master mode (in a slave mode, TWI1/I2C1 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

Bit 3: SI1, the Serial Interrupt Flag

When a new TWI1/I2C1 state is present in the SI1STA register, the SI1 flag is set by hardware. And, if the TWI1/I2C1 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI1 is set, the low period of the serial clock on the TWI1_SCL line is stretched, and the serial transfer is suspended. A high level on the TWI1_SCL line is unaffected by the serial interrupt flag. SI1 must be cleared by software writing "0" on this bit. When the SI1 flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI1_SCL line.

Bit 2: AA1, the Assert Acknowledge Flag

If the AA1 flag is set to "1", an Acknowledge (low level to TWI1_SDA) will be returned during the acknowledge clock pulse on the TWI1_SCL line when:

- 1) The own slave address has been received.
- 2) A data byte has been received while TWI1/I2C1 is in the master/receiver mode.
- 3) A data byte has been received while TWI1/I2C1 is in the addressed slave/receiver mode.

If the AA1 flag is reset to "0", a not acknowledge (high level to TWI1_SDA) will be returned during the acknowledge clock pulse on TWI1_SCL when:

- 1) A data has been received while TWI1/I2C1 is in the master/receiver mode.
- 2) A data byte has been received while TWI1/I2C1 is in the addressed slave/receiver mode.

Bit 7, 1~0: CR21, CR11 and CR01, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI1/I2C1 is in a master mode. The clock rate is not important when TWI1 is in a slave mode because TWI1/I2C1 will automatically synchronize with any clock frequency, which is from a master, up to 100KHz. The various serial clock rates are shown in Table 20–1.

Table 20-2. TWI1/I2C1 Serial Clock Rates

CR21	CR11	CR01	TWI1/I2C1 Clock Selection	TWI1/I2C1 Clock Rate @ SYSCLK=12MHz
0	0	0	SYSCLK/8	1.5 MHz
0	0	1	SYSCLK/16	750 KHz
0	1	0	SYSCLK/32	375 KHz
0	1	1	SYSCLK/64	187.5 KHz
1	0	0	SYSCLK/128	93.75 KHz
1	0	1	SYSCLK/256	46.875 KHz
1	1	0	S1TOF/6	Variable
1	1	1	T0OF/6	Variable

Note: 1. The Maximum TWI1/I2C1 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.

- 2. SYSCLK is the system clock.
- 3. S1TOF is UART1 Baud-Rate Generator Overflow.
- 4. TOOF is Timer 0 Overflow.

SI1STA: TWI1/I2C1 Status Register

SFR Page = 1 only SFR Address = 0xD3RESET= 1111-1000 7 6 4 3 2 1 5 0 SIS71 SIS61 SIS51 SIS41 SIS31 SIS21 SIS11 SIS01 R R R R R R R R

SI1STA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SI1STA contains F8H, no serial interrupt is requested. All other SI1STA values correspond to defined TWI1/I2C1 states. When each of these states is entered, a status interrupt is requested (SI1=1). A valid status code is present in SI1STA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

AUXR3: Auxiliary Register 3

SFR Page = $0 \sim F$ SFR Address = $0 \times A4$

RESET = 0000-0000

Oi it / taai oo	0 - 0/// 1						
7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: P3TWI1, TWI1/I2C1 function on P3. TWI1PS1 is located on AUXR4.2.

TWI1PS1, P3TWI1	TWI1_SCL	TWI1_SDA
0 0	P1.0	P1.1
0 1	P3.0	P3.1
1 0	P3.1	P3.0
1 1	TWI0_SCL	TWI0_SDA

AUXR4: Auxiliary Register 4

SFR Page = 0 only

SFR Address = 0xC2 RESET = 0000-0000

7	6	5	4	3	2	1	0
I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: I2C1CF, TWI1/I2C1 serial Clock input Filter.

0: Disable I2C1CF function.

1: Enable I2C1CF function.

Bit 2: TWI1PS1, TWI1 pin Selection 1. (Its function is illustrated at AUXR3.0, P3TWI1)


21. Serial Interface Detection (SID, STWI/SI2C)

The serial interface detection module (SID) is always monitoring the "Start" and "Stop" condition on software two-wireinterface (STWI/SI2C). STWI_SCL is the serial clock signal and STWI_SDA is the serial data signal. If any matched condition is detected, hardware set the flag on STAF and STOF. Software can poll these two flags or set SIDFIE (SFIE.7) to share the interrupt vector on System Flag. And STWI SCL is located on nINT1 which helps MCU to strobe the serial data by nINT1 interrupt. Software can use these resources to implement a variable TWI slave device.

21.1. SID Structure

Figure 21–1 shows the configuration of STAF and STOF detection, interrupt architecture and event detecting waveform.

Figure 21-1. Serial Interface Detection structure



21.2. SID Register

AUXR3: Auxiliary Register 3

STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
7	6	5	4	3	2	1	0
SFR Page SFR Address	$= 0 \sim F$ $= 0 \times A4$				RESET =	0000-0000	

Bit 7: STAF, Start Flag detection of STWI (SID).

- 0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.
- 1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI (SID).

- 0: Clear by firmware by writing "0" on it.
- 1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

SFIE: System Flag Interrupt Enable Register

SFR Page $= 0 \sim F$ SFR Address = 0x8ERESET = 0110-00007 6 5 4 3 2 1 0 MCDFIE WDTFIE **SIDFIE MCDRE** BOF1IE **BOF0IE** R/W R/W R/W R/W


Bit 7: SIDFIE, Serial Interface (STWI/SI2C) Detection Flag Interrupt Enabled.

- 0: Disable SID Flags (STAF or STOF) interrupt.
- 1: Enable SID Flags (STAF or STOF) interrupt.

22. Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range about 1, 2 or 4 kHz which is divided from ILRCO. Figure 22–1 shows the beeper generator circuit. But ILRCO is not the precision clock source. Please refer Section "32.6 ILRCO Characteristics" for more detailed ILRCO frequency deviation range.





22.1. Beeper Register

AUXR3: Auxiliary Register 3

SFR Page = $0 \sim F$

SEK Addres	S = UXA4				KESEI =	0000-0000	
7	6	5	4	3	2	1	0
STAF	STOF	BPOC1	BPOC0	C0PLK	P1S0MI	P3ECI	P3TWI1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode
00	P4.4	By P4M0.4
01	ILRCO/32	By P4M0.4
10	ILRCO/16	By P4M0.4
11	ILRCO/8	By P4M0.4

For beeper on P4.4 function, it is recommended to set P4M0.4 to "1" which selects P4.4 as push-push output mode.

Beeper will use P4.4, and please disable OCD function before enable Beeper function.

DCON0: Device Control 0

SFR Page = P Only SFR Address = 0x4C

SFR Addres	s = 0x4C				RESET =	1000-0011	
7	6	5	4	3	2	1	0
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: OCDE, OCD interface on I/O.

0: Select the I/O pads function for P4.4 and P4.5

1: Select the I/O pads function for OCD interface.

23. Keypad Interrupt (KBI)

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when KBI.7~0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition.

There are three SFRs used for this function. The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 2 are enabled to trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of keypad input. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set by hardware when the condition is matched. An interrupt will be generated if it has been enabled by setting the EKBI bit in EIE1 register and EA=1. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define "equal" or "not-equal" for the comparison. The keypad input can be assigned on the different port pins, please refer Section "4.3 Alternate Function Redirection" for more detailed information.

In order to use the Keypad Interrupt as the "Keyboard" Interrupt, the user needs to set KBPATN=0xFF and PATN_SEL=0 (not equal), then any key connected to keypad input which is enabled by KBMASK register will cause the hardware to set the interrupt flag KBIF and generate an interrupt if it has been enabled. To rewrite KBPATN to clear internal logic to allow next key press event.

The interrupt may wake up the CPU from Idle mode or Power-Down mode. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption but also need to be convenient to use.

23.1. Keypad Register

The following special function registers are related to the KBI operation:

KBPATN: Keypad Pattern Register

SFR Page = $0 \sim F$ SFR Address = $0 \times D5$

RFSFT= 1111-1111

Of It / taalco	0 - 0,00				INDUE I - I		
7	6	5	4	3	2	1	0
KBPATN.7	KBPATN.6	KBPATN.5	KBPATN.4	KBPATN.3	KBPATN.2	KBPATN.1	KBPATN.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: KBPATN.7~0: The keypad pattern, reset value is 0xFF.

KBCON: Keypad Control Register

SFR Page $= 0 \sim F$ SFR Address = 0xD6RESET= 0000-0001 7 6 5 4 3 2 1 0 PATN SEL 0 0 **KBIES** 0 0 0 **KBIF** w w W w w R/W

Bit 7~2: Reserved. Software must write "0" on these bits when KBCON is written.

Bit 5: KBES, KBI Edge mode select.

0: Set KBI module to level detection mode.

1: Set KBI module to edge detection mode.

Bit 1: PATN_SEL, Pattern Matching Polarity selection.

0: The keypad input has to be not equal to user-defined keypad pattern in KBPATN to generate the interrupt.

1: The keypad input has to be equal to the user-defined keypad pattern in KBPATN to generate the interrupt.

Bit 0: KBIF, Keypad Interrupt Flag. The default value of KBIF is set to "1".

0: Must be cleared by software by writing "0".

1: Set when keypad input matches user defined conditions specified in KBPATN, KBMASK, and PATN_SEL.

KBMASK: Keypad Interrupt Mask Register

SFR Page = $0 \sim F$ SFR Address = $0 \times D7$

RESET= 0000-0000

	• •						
7	6	5	4	3	2	1	0
KBMASK.7	KBMASK.6	KBMASK.5	KBMASK.4	KBMASK.3	KBMASK.2	KBMASK.1	KBMASK.0
R/W							

KBMASK.7: When set, enables KBI7 input as a cause of a Keypad Interrupt. KBMASK.6: When set, enables KBI6 input as a cause of a Keypad Interrupt. KBMASK.5: When set, enables KBI5 input as a cause of a Keypad Interrupt. KBMASK.4: When set, enables KBI4 input as a cause of a Keypad Interrupt. KBMASK.3: When set, enables KBI3 input as a cause of a Keypad Interrupt. KBMASK.2: When set, enables KBI2 input as a cause of a Keypad Interrupt. KBMASK.1: When set, enables KBI1 input as a cause of a Keypad Interrupt. KBMASK.0: When set, enables KBI0 input as a cause of a Keypad Interrupt.

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4
0	P2.6, P2.4, P2.3, P2.2
1	P1.3, P1.2, P1.1, P1.0

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.


P3KBIL	KBI.3~0				
0	P2.7, P2.5, P2.1, P2.0				
1	P3.5, P3.4, P3.1, P3.0				

24. General Purpose Logic

24.1. GPL-BOREV Structur

The GPL provides data inverse function. To write the data byte into BOREV register and it will be flipped automatically when read it back from BOREV. The MSB becomes the LSB.

Figure 24–1. SFR BOREV read/write configuration



24.2. GPL Register

The following special function registers are related to the CRC operation:

BOREV: Bit Order Reversed data register

SFR Page $= 0 \sim F$ SFR Address = 0x96RESET = 0000-00006 5 4 3 2 0 BOREV.7 BOREV.6 BOREV.5 BOREV.4 BOREV.3 BOREV.2 BOREV.1 BOREV.0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~0: BOREV7~0, data read/write for Bit-Order-Reversed function.

Any byte written to BOREV is read back in a bit-reversed order, i.e., the written LSB becomes the MSB. For example: If 0xA0 is written to BOREV, the data read back will be 0x05.


If 0x01 is written to BOREV, the data read back will be 0x80.

25. 10/12-Bit ADC

The ADC subsystem for the MG82F5B32 consists of an analog multiplexer (AMUX), and a 533K sps, 10/12-bit successive-approximation-register ADC. The AMUX can be configured via the Special Function Registers shown in Figure 25–1. ADC operates in Single-ended mode, and may be configured to measure any of the pins on Port 1 or internal reference. The ADC subsystem is enabled only when the ADEN bit in the ADC Control register (ADCON0) is set to logic 1. The ADC subsystem is in low power shutdown when this bit is logic 0.

25.1. ADC Structure





25.2. ADC Operation

ADC has a maximum conversion speed of **533 K** sps. The ADC conversion clock is a divided version of the system clock, S1 BRG overflow or Timer 0 overflow, determined by the ADCKS3~0 bits in the ADCFG0 and ADCFG3 registers. After the conversion is complete (ADCI is high), the conversion result can be found in the ADC Result Registers (ADCDH, ADCDL). For single ended conversion, the result is

ADC Result =
$$\frac{V_{\text{IN}} \bullet x \, 1024}{\text{VDD Voltage}}$$

25.2.1. ADC Input Channels

The analog multiplexer (AMUX) selects the inputs to the ADC, allowing any of the pins on Port 1 to be measured in single-ended mode. The ADC input channels are configured and selected by CHS3~0 in the ADCON0 register as shown in Figure 25–1. The selected pin is measured with respect to GND.

25.2.2. ADC Internal Voltage Reference

MG82F5B32 provides 3 internal reference voltage can be used to save external components and use less pin counts for other In/Out control. To use CHS[3:0] to select:

- 1. 1/2 VDD @ AIN13, CHS[1101], this can be used as reference voltage
- 2. VSS @ AIN14, CHS[1110], this can be used to do the Offset voltage cancelling.
- 3. IVR (2.4V) @ AIN15, CHS[1111], this can be used as reference voltage

25.2.3. Starting a Conversion

Prior to using the ADC function, the user should:

- 1) Turn on the ADC hardware by setting the ADCEN bit,
- 2) Select ADCMS to configure ADC for single-ended mode or fully-differential mode
- 3) Configure the ADC input clock by bits ADCKS3, ADCKS2, ADCKS1 and ADCKS0
- 4) Select the analog input channel by bits CHS3, CHS2, CHS1 and CHS0
- 5) Configure the ADC voltage reference source
- 6) Configure the selected input (shared with P1) to the Input-Only mode by P1, P1M0 and P1AIO registers, and
- 7) Configure ADC result arrangement using ADRJ bit.

Now, user can set the ADCS bit to start the A-to-D conversion. The conversion time is controlled by bits ADCKS3, ADCKS2, ADCKS1 and ADCKS0. Once the conversion is completed, the hardware will automatically clear the ADCS bit, set the interrupt flag ADCI and load the **10** bits of conversion result into ADCDH and ADCDL (according to ADRJ bit) simultaneously. If user sets the ADCS and selects the ADC trigger mode to **S1BRG/Timer0** over flow or free-run, then the ADC will keep conversion continuously unless ADCEN is cleared or configure ADC to manual mode.

As described above, the interrupt flag ADCI, when set by hardware, shows a completed conversion. Thus two ways may be used to check if the conversion is completed:

- (1) Always polling the interrupt flag ADCI by software;
- (2) Enable the ADC interrupt by setting bits EADC (in EIE1 register) and EA (in IE register), and then the CPU will jump into its Interrupt Service Routine when the conversion is completed.

Regardless of (1) or (2), the ADCI flag should be cleared by software before next conversion.

megawin Version: 1.3B 189

25.2.4. ADC Conversion Time

The user can select the appropriate conversion speed according to the frequency of the analog input signal. This ADC provide 2 transfer clock cycle options which can be used with different maximum ADC input clock speed. It can be used ADHS (ADCFG3.5) to choose as following:

- ADHS = 0: To use 30 ADC clocks for ADC conversion. The maximum input clock frequency should be under 16MHz. This option has the same conversion clocks of MG82FG5B32. The codes for MG82FG5B32 can be transfer without modifications when using this option.
- ADHS = 1: To use 24 ADC clocks for ADC conversion. The maximum input clock frequency should be under 12MHz

User can configure the ADCKS3~0 in ADCFG0 to specify the conversion rate. To improve the ADC conversion rate, MG82F5B32 provides SYSCLK/1 as an option of ADC clock. This option gives user the get faster ADC conversion rate without enable the on chip CKM (PLL) to reduce the operation power consumption.

For example,

- 1. If the code of MG82FG5B32 has the setting as SYSCLK=12MHz, and the ADCKS [2:0] = 000 to set the ADC clock to SYSCLK/2, the ADC conversion rate will be 200K sps.
- 2. For MG82F5B32, it can be set the ADCKS3 = 1 to set the ADC clock to SYSTEM/1, and ADHS = 1, the ADC conversion rate will be upgraded to 500K sps.

Please note that base on Nyquist theorem, the sample rate should be double of the input frequency. For example, if the conversion rate of the ADC is 500K sps, then the input frequency should be less than 250K Hz to maintain the conversion accuracy.

25.2.5. I/O Pins Used with ADC Function

The analog input pins used for the A/D converters also have its I/O port's digital input and output function. In order to give the proper analog performance, a pin that is being used with the ADC should have its digital output as disabled. It is done by putting the port pin into the input-only mode. And when an analog signal is applied to the ADCI7~0 pin and the digital input from this pin is not needed, software could set the corresponding pin to analog-input-only in P1AIO to reduce power consumption in the digital input buffer. The port pin configuration for analog input function is described in the Section "13.2.1 Port 1 Register".

25.2.6. Idle and Power-Down Mode

If the ADC is turned on in Idle mode and Power-Down mode, it will consume a little power. So, power consumption can be reduced by turning off the ADC hardware (ADCEN=0) before entering Idle mode and Power-Down mode.

In Power-Down mode, the ADC does not function. If software triggers the ADC operation in Idle mode, the ADC will finish the conversion and set the ADC interrupt flag, ADCI. When the ADC interrupt enable (EADC, EIE1.1) is set, the ADC interrupt will wake up CPU from Idle mode.

25.2.7. How to improve ADC Accuracy

To use ADC measure the voltage, its accuracy might be affected by many factors, for example, the power noise of the MCU VDD or tolerance of the reference voltage. **MG82F5B32** has trimmed the internal reference voltage – IVR under VDD equals to 3.3V, and use the ADC to read its ADC value to store in flash ROM as the Presorted value. To use this value by following formulas to calculate the AIN voltage instead of measuring VDD to calculate the 1 LSB voltage.

• To push back the IVR voltage (which was measured under VDD=3.3V)

• To use the proportional relationship calculate the I/O pin voltage

$$AIN Voltage = \frac{IVR Voltage*AIN_{ADC_Value}}{IVR_{ADC_Value}} (mV)(2)$$

Note: To read the IVR ADC Presorted value please reference Section "26.3 How to read IVR (2.4V) ADC Prestored value".

25.3. ADC Register

ADCON0: ADC Control Register 0

SFR Page = $0 \sim F$ SFR Address = $0 \times C4$

SFR Address	s = 0xC4	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
ADCEN	0	CHS3	ADCI	ADCS	CHS2	CHS1	CHS0	
D/M	D/M	DΛM	D/M	D/M	DΛM	D/M	D/M	

Bit 7: ADCEN, ADC Enable.

0: Clear to turn off the ADC block.

1: Set to turn on the ADC block. At least 5us ADC enabled time is required before set ADCS.

Bit 6: Reserved. Software must write "0" on this bit when ADCON0 is written.

Bit 5: CHS3. Combined CH2~0 to select ADC input channel.

Bit 4: ADCI, ADC Interrupt Flag.

0: The flag must be cleared by software.

1: This flag is set when an A/D conversion is completed. An interrupt is invoked if it is enabled.

Bit 3: ADCS. ADC Start of conversion.

0: ADCS cannot be cleared by software.

1: Setting this bit by software starts an A/D conversion. On completion of the conversion, the ADC hardware will clear ADCS and set the ADCI. A new conversion may not be started while either ADCS or ADCI is high.

Bit 2~0: CHS2 ~ CHS1, Input Channel Selection for ADC analog multiplexer.

In Single-ended mode:

(CHS	33~()	Selected Channel			
0	0	0	0	AIN0 (P1.0)			
0	0 0 0 1			AIN1 (P1.1)			
0	0	1	0	AIN2 (P1.2)			
0	0	1	1	AIN3 (P1.3)			
0	1	0	0	AIN4 (P1.4)			
0	1	0	1	AIN5 (P1.5)			
0	1	1	0	AIN6 (P1.6)			
0	0 1 1 1		1	AIN7 (P1.7)			
1	0	0	0	Reserved			
1	0	0	1	Reserved			
1	0	1	0	Reserved			
1	0	1	1	Reserved			
1	1	0	0	Reserved			
1	1	0	1	1/2 VDD			
1	1 1 1 0			VSS			
1	1	1	1	Int. VREF (IVR/2.4V)			

ADCFG0: ADC Configuration Register 0

SFR Page = 0~F

SFR Address = 0xC3 RESET = 0000-0000

7	6	5	4	3	2	1	0
ADCKS2	ADCKS1	ADCKS0	ADRJ	0	VRS0	ADTM1	ADTM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~5: ADC Conversion Clock Select bits.

~	Conversion Clock Colock Site.												
	ΑĽ	CK	S[3	:0]	ADC Clock Selection								
	0 0 0 0				SYSCLK/2								
	0	0 0 0 1		0 0 1 SYSCLK/4		SYSCLK/4							
	0	0	1	0	SYSCLK/8								
	0	0	1	1	SYSCLK/16								

0	1	0	0	SYSCLK/32
0	1	0	1	SYSCLK/64
0	1	1	0	S1TOF/2
0	1	1	1	T0OF/2
1	Х	Х	Χ	SYSCLK/1

Note:

- 1. SYSCLK is the system clock.
- 2. S1TOF is UART1 Baud-Rate Generator Overflow.
- 3. TOOF is Timer 0 Overflow.

Bit 4: ADRJ, ADC result Right-Justified selection.

- 0: The most significant 8 bits of conversion result are saved in ADCDH[7:0], while the least significant 2 bits in ADCDL[7:6].
- 1: The most significant 2 bits of conversion result are saved in ADCDH[1:0], while the least significant 8 bits in ADCDL[7:0].

If ADRJ = 0 & ARES0 = 1 (10 bit mode)

ADCDH: ADC Date High Byte Register

SFR Page = $0 \sim F$ SFR Address = $0 \times C6$

RESET = xxxx-xxxx

7	6	5	4	3	2	1	0
(B11)	(B10)	(B9)	(B8)	(B7)	(B6)	(B5)	(B4)
R	R	R	R	R	R	R	R

ADCDL: ADC Data Low Byte Register

SFR Page = 0~F

 $SFR Address = 0xC5 \qquad RESET = xxxx-xxxx$

 	• • • • • • • • • • • • • • • • • • • •									
7	6	5	4	3	2	1	0			
(B3)	(B2)									
R	R	R	R	R	R	R	R			

If ADRJ = 0 & ARESO = 0 (12 bit mode)

ADCDH: ADC Date High Byte Register

7	6	5	4	3	2	1	0
(B11)	(B10)	(B9)	(B8)	(B7)	(B6)	(B5)	(B4)
R	R	R	R	R	R	R	R

ADCDL: ADC Data Low Byte Register

7	6	5	4	3	2	1	0
(B3)	(B2)	(B1)	(B0)			-	
R	R	R	R	R	R	R	R

If ADRJ = 1 & ARES0 = 1 (10-bit Mode)

ADCDH: ADC Date High Byte Register

		,					
7	6	5	4	3	2	1	0
		-			-	(B11)	(B10)
R	R	R	R	R	R	R	R

ADCDL: ADC Data Low Byte Register

7	6	5	4	3	2	1	0
(B9)	(B8)	(B7)	(B6)	(B5)	(B4)	(B3)	(B2)
R	R	R	R	R	R	R	R

If ADRJ = 1 & ARES0 = 0 (12-bit Mode)

ADCDH: ADC Date High Byte Register

7	6	5	4	3	2	1	0
				(B11)	(B10)	(B9)	(B8)
R	R	R	R	R	R	R	R

ADCDL: ADC Data Low Byte Register

		,					
7	6	5	4	3	2	1	0
(B7)	(B6)	(B5)	(B4)	(B3)	(B2)	(B1)	(B0)
R	R	R	R	R	R	R	R

When in 10-bit Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADCDH and ADCDL registers are set to '0'.

Input Voltage	ADCDH:ADCDL	ADCDH:ADCDL
(Single-Ended)	(ADRJ = 0)	(ADRJ = 1)
VREF+ x 1023/1024	0xFFC0	0x03FF
VREF+ x 512/1024	0x8000	0x0200
VREF+ x 256/1024	0x4000	0x0100
VREF+ x 128/1024	0x2000	0x0080
0	0x0000	0x0000

When in 12-bit Mode, conversion codes are represented as 12-bit unsigned integers. Inputs are measured from '0' to VDD(VREF) x 4095/4096. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADCDH and ADCDL registers are set to '0'.

Input Voltage	ADCDH:ADCDL	ADCDH:ADCDL
(Single-Ended)	(ADRJ = 0)	(ADRJ = 1)
VDD x 4095/4096	0xFFF0	0x0FFF
VDD x 2048/4096	0x8000	0x0800
VDD x 1024/4096	0x4000	0x0400
VDD x 512/4096	0x2000	0x0200
VDD x 256/4096	0x1000	0x0100
VDD x 128/4096	0x0800	0x0080
0	0x0000	0x0000

Bit 3: Reserved. Software must write "0" on this bit when ADCFG0 is written.

Bit 2: VRS0. Combined VRS2 and VRS1 configure the source of ADC Voltage Reference (VREF+).

Bit 1~0: ADC Trigger Mode selection.

ADTM[1:0]	ADC Conversion Start Selection
0 0	Set ADCS
0 1	Timer 0 overflow
1 0	Free running mode
1 1	S1 BRG overflow

ADCFG1: ADC Configuration Register 1

SFR Page = 0~F

SFR Address	s = 0xBB				RESET =	0000-0000	
7	6	5	4	3	2	1	0
0	VRS2	VRS1	SIGN	AOS.3	AOS.2	AOS.1	AOS.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: Reserved. Software must write "0" on this bit when ADCFG1 is written.

Bit 6~5: ADC Voltage Reference Selection control. (When the options need to use IVR24, it will enable it even if IVREN (PCON3.7) is not set. The IVR24 enable control is to "OR" these conditions with IVREN (PCON3.7).

VRS[2:0]	Function	ADC VREF+ Input MUX selection	IVR24 EN
0 0 0	ADC VREF+ = VDD	0	Dis
0 1 0	ADC VREF+ = VDD, IVR24 for AIN15	0	En
1 0 0	ADC VREF+ = VDD	0	Dis
1 0 1	ADC VREF+ = VDD	0	Dis
1 1 1	ADC VREF+ = IVR24	1	En
Others	ADC VREF+ = VDD	0	Dis

Bit 4~0: SIGN and AOS.3~0. The register value adjusts the ADC result in {ADCDH, ADCDL} for offset cancellation. Software can dynamically collect the ADC offset value by setting ADCON0.AZEN and update the offset value to AD0ROC for an auto-cancellation on ADC transfer result. Software can also stores the value in **MG82F5B32** IAP zone

to use it as a constant parameter for ADC offset cancellation. The following table lists the AD0ROC adjustment value for ADC transfer result.

{Sign, AOS.[3:0]}	Value in {ADCDH, ADCDL}
0_1111	ADC transfer value + 15
0_1110	ADC transfer value + 14
0_0010	ADC transfer value + 2
0_0001	ADC transfer value + 1
0_000	ADC transfer value + 0
1_1111	ADC transfer value – 1
1_1110	ADC transfer value – 2
1_0001	ADC transfer value – 15
1_0000	ADC transfer value – 16

ADCFG2: ADC Configuration Register 2

SFR Page = 2 only

R/W

SFR Address = 0xC2RESET = 0000-00007 5 4 3 6 2 0 SHT.7 SHT.6 SHT.5 SHT.4 SHT.3 SHT.2 SHT.1 SHT.0

R/W

Bit 7~0: SHT[7:0], extend ADC	sample time. The	value of SHT is 0∼	255 ADC clocks

R/W

R/W

ADCFG3: ADC Configuration Register 3

R/W

SFR Page = 3 only SFR Address = 0xC2

RESET = 0100-0100

R/W

R/W

R/W

•	• • • • • • •						
7	6	5	4	3	2	1	0
ADPS1	ADPS0	ADHS	ADCKS3	0	ARES0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: ADC Trigger Mode selection bit 3~2.

ADPS[1:0]	ADC Power Saving control
0 0	High power, high speed
0 1	Medium high power, medium high speed (default)
1 0	Medium low power, medium low speed
1 1	Low power, low speed

Bit 5: ADHS, ADC High Speed selection. (~HA)

0: Select 30 ADC clocks for ADC conversion.

1: Select 24 ADC clocks for ADC conversion.

Bit 4: ADCKS4, ADC clock selection. Refer ADCKS.2~0 for its function description.

Bit 2: ARESO, ADC data Resolution selection.

ARES0	ADC Data Resolution Selection
0	12-bit Data
1	10-bit Data

Bit 3, 1~0: Reserved. Software must write "0" on these bits when ADCFG3 is written.

P1AIO: Port 1 Analog Input Only

SFR Page = $0 \sim F$ SFR Address = 0×92

RESET = 0000-0000

OI IT Address	S - UNJE				INLOCT - V	3000-0000	
7	6	5	4	3	2	1	0
P17AIO	P16AIO	P15AIO	P14AIO	P13AIO	P12AIO	P11AIO	P10AIO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0: Port pin has digital and analog input capability.

PCON3: Power Control Register 3

SFR Page = P Only

= 0x45SFR Address POR = 0000-00007 6 5 3 2 0 IVREN R/W R/W R/W R/W R/W R/W R/W

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (2.4V).

1: Enable on-chip IVR (2.4V).

IVR24EN is also active when VRS[2:0] = "010" or "111".


^{1:} Port pin only has analog input only. The corresponding Port PIN Register bit will always read as zero when this bit is set.

26. Internal Voltage Reference (IVR, 2.4V)

The IVR can be used as the reference voltage of the ADC. The typical output is 2.4V. It can be enabled by IVREN or by ADC VRS2~0 configured to "010" or "111".

26.1. IVR (2.4V) Structure

Figure 26-1. IVR24 Diagram



26.2. IVR Register

PCON3: Power Control Register 3

SFR Page = **P Only**

SFR Address	S = 0X45		POR = 0000-0000					
7	6	5	4	3	2	1	0	
IVREN	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Bit 7: IVREN, Internal Voltage Reference Enable.

- 0: Disable on-chip IVR (2.4V).
- 1: Enable on-chip IVR (2.4V).

IVR24EN is also active when VRS[2:0] = "010" or "111".

26.3. How to read IVR (2.4V) ADC Pre-stored value

IVR had been trimmed @VDD=3.3V in factory. And its ADC value had been stored in reserved area in Flash ROM for customer calculation the voltage value from the ADC value. This pre-stored data is 12-Bit ADC value. It means customer don't needs to do the calibration of the ADC in the production line. It can save the test time and cost. Please reference the following sample code to read the prestored IVR ADC value. And reference "25.2.7 How to improve ADC Accuracy" to understand how to improve ADC measurement accuracy.

```
void Get_Prestored_IVR(void)
{
    ISPCR = ISP_ENABLE;
    IFMT = 0x06;
    IFADRH = 0x00;
    IFADRL = 0xC0;

    SCMD = 0x46;
    SCMD = 0xB9;
    Trim_IVR_ADC_Value.B[0] = IFD;
    IFADRL ++;

    SCMD = 0x46;
    SCMD = 0x46;
    SCMD = 0x46;
    SCMD = 1SP_USABLE;
}
```


27. ISP and IAP

The flash memory of MG82F5B32 is partitioned into AP-memory, IAP-memory and ISP-memory. AP-memory is used to store user's application program; IAP-memory is used to store the non-volatile application data; and, ISP-memory is used to store the boot loader program for In-System Programming. When MCU is running in ISP region, MCU could modify the AP and IAP memory for software upgraded. If MCU is running in AP region, software could only modify the IAP memory for storage data updated.

27.1. MG82F5B32 Flash Memory Configuration

There are total 32K bytes of Flash Memory in MG82F5B32. Figure 27-1 show the device flash configuration of MG82F5B32. The ISP-memory can be configured as disabled or up to 7.5K bytes space by hardware option setting with 0.5KB step. The flash size of IAP memory is located between the IAP low boundary and IAP high boundary. The IAP low boundary is defined by the value of IAPLB register. The IAP high boundary is associated with ISP start address which decides ISP memory size by hardware option. The IAPLB register value is configured by hardware option or AP software programming. All of the AP, IAP and ISP memory are shared the total 32K bytes flash memory.





Note:

In default, the MG82F5B32 that Megawin shipped had configured the flash memory for 1.5K ISP, 1K IAP and Lock enabled. The 1.5K ISP region is inserted Megawin proprietary COMBO ISP code to perform In-System-Programming through Megawin 1-Line ISP protocol and COM port ISP. The 1K IAP size can be re-configured by software for application required.

Version: 1.3B megawin 197

27.2. MG82F5B32 Flash Access in ISP/IAP

There are 3 flash access modes are provided in MG82F5B32 for ISP and IAP application: page erase mode, byte program mode and read mode. MCU software uses these three modes to update new data into flash storage and get flash content. This section shows the flow chart and demo code for the various flash modes.

Before perform ISP/IAP operation, the user should fill the bits XCKS5~XCKS0 in CKCON1 register with a proper value. (Refer to Section "8.7 Clock Register")

To do Page Erase (512 Bytes per Page)

- Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.
- Step 2: Set MS= 0x03 in IFMT register to select Page Erase Mode.
- Step 3: Fill page address in IFADRH & IFADRL registers.
- Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.
- Step 5: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

To do Byte Program

- Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.
- Step 2: Set MS= 0x02 in IFMT register to select Byte Program Mode.
- Step 3: Fill byte address in IFADRH & IFADRL registers.
- Step 4: Fill data to be programmed in IFD register.
- Step 5: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.
- Step 6: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

To do Read

- Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.
- Step 2: Set MS= 0x01 in IFMT register to select Read Mode.
- Step 3: Fill byte address in IFADRH & IFADRL registers.
- Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.
- Step 5: Now, the Flash data is in IFD register.
- Step 6: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

The detailed descriptions of flash page erase, byte program and flash read in MG82F5B32 is listed in the following sections:

megawin Version: 1.3B 198

27.2.1. ISP/IAP Flash Page Erase Mode

The any bit in flash data of MG82F5B32 only can be programmed to "0". If user would like to write a "1" into flash data, the flash erase is necessary. But the flash erase in MG82F5B32 ISP/IAP operation only support "page erase" mode, a page erase will write all data bits to "1" in one page. There are 512 bytes in one page of MG82F5B32 and the page start address is aligned to $A8\sim A0 = 0x000$. The targeted flash address is defined in IFADRH and IFADRL. So, in flash page erase mode, the IFADRH.0(A8) and IFADRL.7~0(A7~A0) must be written to "0" for right page address selection. Figure 27–2 shows the flash page erase flow in ISPIAP operation.







Figure 27–3 shows the demo code of the ISP/IAP page erase operation.

Figure 27-3. Demo Code for ISP/IAP Page Erase

```
MOV
        ISPCR,#00001011b; XCKS5~0 = decimal 11 when OSCin = 12MHz
MOV
        ISPCR,#10000000b; ISPCR.7 = 1, enable ISP
MOV
        IFMT,#03h
                          ; select Page Erase Mode
                         ; fill [IFADRH,IFADRL] with page address
MOV
        IFADRH,??
MOV
        IFADRL,??
        SCMD,#46h
MOV
                           ; trigger ISP/IAP processing
MOV
        SCMD,#0B9h
;Now, MCU will halt here until processing completed
MOV
        IFMT,#00h
                          ; select Standby Mode
MOV
        ISPCR,#00000000b; ISPCR.7 = 0, disable ISP
```

27.2.2. ISP/IAP Flash Byte Program Mode

The "program" mode of MG82F5B32 provides the byte write operation into flash memory for new data updated. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the content which will be programmed into the flash. Figure 27–4 shows the flash byte program flow in ISP/IAP operation.



End

Figure 27–5 shows the demo code of the ISP/IAP byte program operation.

Figure 27-5. Demo Code for ISP/IAP byte Program

```
MOV
        ISPCR,#00001011b; XCKS5~0 = decimal 11 when OSCin = 12MHz
MOV
        ISPCR,#10000011b; ISPCR.7=1, enable ISP
MOV
        IFMT,#02h
                          ; select Program Mode
                          ; fill [IFADRH,IFADRL] with byte address
MOV
        IFADRH,??
MOV
        IFADRL,??
MOV
        IFD,??
                          ; fill IFD with the data to be programmed
MOV
        SCMD,#46h
                          ;trigger ISP/IAP processing
MOV
        SCMD,#0B9h
;Now, MCU will halt here until processing completed
MOV
        IFMT,#00h
                          ; select Standby Mode
MOV
        ISPCR,#00000000b; ISPCR.7 = 0, disable ISP
```

27.2.3. ISP/IAP Flash Read Mode

The "read" mode of MG82F5B32 provides the byte read operation from flash memory to get the stored data. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the data which is read from the flash content. It is recommended to verify the flash data by read mode after data programmed or page erase. Figure 27–6 shows the flash byte read flow in ISP/IAP operation.




Figure 27–7 shows the demo code of the ISP/IAP byte read operation.

Figure 27-7. Demo Code for ISP/IAP byte Read

```
MOV
        ISPCR,#00001011b; XCKS5~0 = decimal 11 when OSCin = 12MHz
MOV
        ISPCR,#10000011b; ISPCR.7=1, enable ISP
MOV
        IFMT,#01h
                          ; select Read Mode
                          ; fill [IFADRH,IFADRL] with byte address
MOV
        IFADRH,??
MOV
        IFADRL,??
        SCMD,#46h
MOV
                           ; trigger ISP/IAP processing
MOV
        SCMD,#0B9h
;Now, MCU will halt here until processing completed
MOV
        A,IFD
                          ; now, the read data exists in IFD
MOV
        IFMT,#00h
                          ; select Standby Mode
MOV
        ISPCR,#00000000b; ISPCR.7 = 0, disable ISP
```

27.3. ISP Operation

ISP means In-System-Programming which makes it possible to update the user's application program (in AP-memory) and non-volatile application data (in IAP-memory) without removing the MCU chip from the actual end product. This useful capability makes a wide range of field-update applications possible. The ISP mode is used in the *loader program* to program both the AP-memory and IAP-memory.

Note:

- (1) Before using the ISP feature, the user should configure an ISP-memory space and pre-program the ISP code (boot loader program) into the ISP-memory by a universal Writer/Programmer or Megawin proprietary Writer/Programmer.
- (2) ISP code in the ISP-memory can only program the AP-memory and IAP-memory.

After ISP operation has been finished, software writes "001" on ISPCR.7 ~ ISPCR.5 which triggers an software RESET and makes CPU reboot into application program memory (AP-memory) on the address 0x0000.

As we have known, the purpose of the ISP code is to program both AP-memory and IAP-memory. Therefore, *the MCU must boot from the ISP-memory in order to execute the ISP code*. There are two methods to implement In-System Programming according to how the MCU boots from the ISP-memory.

27.3.1. Hardware approached ISP

To make the MCU directly boot from the ISP-memory when it is just powered on, the MCU's hardware options *HWBS* and *ISP Memory* must be enabled. The ISP entrance method by hardware option is named hardware approached. Once *HWBS* and *ISP Memory* are enabled, the MCU will always boot from the ISP-memory to execute the ISP code (boot loader program) when it is just powered on. The first thing the ISP code should do is to check if there is an ISP request. If there is no ISP requested, the ISP code should trigger a software reset (setting ISPCR.7~5 to "101" simultaneously) to make the MCU re-boot from the AP-memory to run the user's application program.

If the additional hardware option, **HWBS2**, is enabled with HWBS and ISP Memory, the MCU will always boot from ISP memory after power-on or **external reset finished**. It provides another hardware approached way to enter ISP mode by external reset signal. After first time power-on, **MG82F5B32** can perform ISP operation by external reset trigger and doesn't wait for next time power-on, which suits the non-power-off system to apply the hardware approached ISP function.

27.3.2. Software approached ISP

The software approached ISP to make the MCU boot from the ISP-memory is to trigger a software reset while the MCU is running in the AP-memory. In this case, neither HWBS nor HWBS2 is enabled. The only way for the MCU to boot from the ISP-memory is to trigger a software reset, setting ISPCR.7~5 to "111" simultaneously, when running in the AP-memory. Note: the ISP memory must be configured a valid space by hardware option to reserve ISP mode for software approached ISP application.

megawin Version: 1.3B 205

27.3.3. Notes for ISP

Developing of the ISP Code

Although the ISP code is programmed in the ISP-memory that has an *ISP Start Address* in the MCU's Flash (see Figure 27–1 for MG82F5B32), it doesn't mean you need to put this offset (= *ISP Start Address*) in your source code. The code offset is automatically manipulated by the hardware. User just needs to develop it like an application program in the AP-memory.

Interrupts during ISP

After triggering the ISP/IAP flash processing, the MCU will halt for a while for internal ISP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. The user, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced when the MCU halts for ISP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the ISP is completed, or they will be neglected.

ISP and Idle mode

MG82F5B32 does not make use of idle-mode to perform ISP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/AP activity.

Accessing Destination of ISP

As mentioned previously, the ISP is used to program both the AP-memory and the IAP-memory. Once the accessing destination address is beyond that of the last byte of the IAP-memory, the hardware will automatically neglect the triggering of ISP processing. That is the triggering of ISP is invalid and the hardware does nothing.

Flash Endurance for ISP

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the AP-memory and IAP-memory.

megawin Version: 1.3B 206

27.4. In-Application-Programming (IAP)

The MG82F5B32 has built a function as *In Application Programmable* (IAP), which allows some region in the Flash memory to be used as non-volatile data storage while the application program is running. This useful feature can be applied to the application where the data must be kept after power off. Thus, there is no need to use an external serial EEPROM (such as 93C46, 24C01, ..., and so on) for saving the non-volatile data.

In fact, the operating of IAP is the same as that of ISP except the Flash range to be programmed is different. The programmable Flash range for ISP operating is located within the AP and IAP memory, while the range for IAP operating is only located within the configured IAP-memory.

Note:

- (1) For **MG82F5B32** IAP feature, the software should specify an IAP-memory space by writing IAPLB in IFMT defined. The IAP-memory space can be also configured by a universal Writer/Programmer or Megawin proprietary Writer/Programmer which configuration is corresponding to IAPLB initial value.
- (2) The program code to execute IAP is located in the AP-memory and just only program IAP-memory not ISP-memory.

27.4.1. IAP-memory Boundary/Range for MG82F5B32

If ISP-memory is specified, the range of the IAP-memory is determined by IAP and the ISP starts address as listed below.

```
IAP high boundary = ISP start address –1.
IAP low boundary = ISP start address - IAP.
```

If ISP-memory is not specified, the range of the IAP-memory is determined by the following formula.

```
IAP high boundary = 0x7FFF.
IAP low boundary = 0x7FFF - IAP + 1.
```

For example, if ISP-memory is 1K, so that ISP start address is **0x7C00**, and IAP-memory is 1K, then the IAP-memory range is located at **0x7800** ~ **0x7BFF**. The IAP low boundary in **MG82F5B32** is defined by IAPLB register which can be modified by software to adjust the IAP size in user's AP program.

27.4.2. Update data in IAP-memory

The special function registers are related to ISP/IAP would be shown in Section "27.5 ISP/IAP Register".

Because the IAP-memory is a part of Flash memory, only *Page Erase, no Byte Erase*, is provided for Flash erasing. To update "one byte" in the IAP-memory, users can not directly program the new datum into that byte. The following steps show the proper procedure:

- Step 1: Save the whole page flash data (with 512 bytes) into XRAM buffer which contains the data to be updated.
- Step 2: Erase this page (using ISP/IAP Flash Page Erase mode).
- Step 3: Modify the new data on the byte(s) in the XRAM buffer.
- Step 4: Program the updated data out of the XRAM buffer into this page (using ISP/IAP Flash Program mode).

To read the data in the IAP-memory, users can use the ISP/IAP Flash Read mode to get the targeted data.

27.4.3. Notes for IAP

Interrupts during IAP

After triggering the ISP/IAP flash processing for In-Application Programming, the MCU will halt for a while for internal IAP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. Users, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced during the MCU halts for IAP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the IAP is completed, or they will be neglected.

IAP and Idle mode

MG82F5B32 does not make use of idle-mode to perform IAP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/AP activity.

Accessing Destination of IAP

As mentioned previously, the IAP is used to program only the IAP-memory. Once the accessing destination is not within the IAP-memory, the hardware will automatically neglect the triggering of IAP processing. That is the triggering of IAP is invalid and the hardware does nothing.

An Alternative Method to Read IAP Data

To read the Flash data in the IAP-memory, in addition to using the Flash Read Mode, the alternative method is using the instruction "MOVC A, @A+DPTR". Where, DPTR and ACC are filled with the wanted address and the offset, respectively. And, the accessing destination must be within the IAP-memory, or the read data will be indeterminate. Note that using 'MOVC' instruction is much faster than using the Flash Read Mode.

Flash Endurance for IAP

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the IAP-memory.

megawin Version: 1.3B 208

27.5. ISP/IAP Register

The following special function registers are related to the access of ISP, IAP and Page-P SFR:

IFD: ISP/IAP Flash Data Register

 SFR Page
 = 0~F

 SFR Address
 = 0xE2

 RW
 R/W

 R/W
 R/W

IFD is the data port register for ISP/IAP/Page-P operation. The data in IFD will be written into the desired address in operating ISP/IAP/Page-P write and it is the data window of readout in operating ISP/IAP read.

IFADRH: ISP/IAP Address for High-byte addressing

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
SFR Addres	ss = 0xE3				RESET =	0000-0000	
SFR Page	= 0~F						

IFADRH is the high-byte address port for all ISP/IAP modes. It is not defined in Page-P mode.

IFADRL: ISP/IAP Address for Low-byte addressing

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
SFR Address = 0xE4 RESET = 0000-0000							
SFR Page	= 0~F						

IFADRL is the low byte address port for all ISP/IAP/Page-P modes. In flash page erase operation, it is ignored.

IFMT: ISP/IAP Flash Mode Table

SFR Page $= 0 \sim F$ SFR Address = 0xE5RESET = 0000-00006 5 4 0 MS.3 MS.5 MS.2 MS.1 MS.0 MS.7 MS.6 MS.4 R/W R/W R/W R/W R/W R/W R/W

Bit 7~3: Reserved. Software must write "0000 0" on these bits when IFMT is written.

Bit 2~0: ISP/IAP/Page-P operating mode selection

MS[7:0]	Mode	
0 0 0 0-0 0 0 0	Standby	
0 0 0 0-0 0 0 1 Flash byte read of AP/IAP-memory		
0 0 0 0-0 0 1 0	Flash byte program of AP/IAP-memory	
0 0 0 0-0 0 1 1	Flash page erase of AP/IAP-memory	
0 0 0 0-0 1 0 0	Page P SFR Write	
0 0 0 0-0 1 0 1	Page P SFR Read	
Others	Reserved	

IFMT is used to select the flash mode for performing numerous ISP/IAP function or to select page P SFR access.

SCMD: Sequential Command Data register

SFR Page	= 0~F						
SFR Address	s = 0xE6				RESET =	XXXX-XXXX	
7	6	5	4	3	2	1	0
			SC	MD			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCMD is the command port for triggering ISP/IAP/Page-P activity. If SCMD is filled with sequential 0x46h, 0xB9h and if ISPCR.7 = 1, ISP/IAP/Page-P activity will be triggered.

ISPCR: ISP Control Register

SFR Page	= 0~F						
SFR Address	s = 0xE7				POR = 00	00-0000	
7	6	5	4	3	2	1	0
ISPEN	SWBS	SWRST	CFAIL	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: ISPEN, ISP/IAP/Page-P operation enable.

0: Global disable all ISP/IAP/Page-P program/erase/read function.

1: Enable ISP/IAP/Page-P program/erase/read function.

Bit 6: SWBS, software boot selection control.

0: Boot from main-memory after reset.

1: Boot from ISP memory after reset.

Bit 5: SWRST, software reset trigger control.

0: No operation

1: Generate software system reset. It will be cleared by hardware automatically.

Bit 4: CFAIL, Command Fail indication for ISP/IAP operation.

0: The last ISP/IAP command has finished successfully.

1: The last ISP/IAP command fails. It could be caused since the access of flash memory was inhibited.

Bit 3~0: Reserved. Software must write "0" on these bits when ISPCR is written.

CKCON1: Clock Control Register 1

SFR Page SFR Address	= 0~F & I = 0xBF	P			RESET =	0000-1011	
7	6	5	4	3	2	1	0
XTOR	0	XCKS5	XCKS4	XCKS3	XCKS2	XCKS1	XCKS0
R	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~0: This is set the OSCin frequency value to define the time base of ISP/IAP programming. Fill with a proper value according to OSCin, as listed below.

[XCKS5~XCKS0] = OSCin - 1, where OSCin=1~25 (MHz).

For examples,

(1) If OSCin=12MHz, then fill [XCKS5~XCKS0] with 11, i.e., 00-1011B.

(2) If OSCin=6MHz, then fill [XCKS5~XCKS0] with 5, i.e., 00-0101B.

OSCin	XCKS[5:0]
1MHz	00-0000
2MHz	00-0001
11MHz	00-1010
12MHz	00-1011
24MHz	01-0111
25MHz	01-1000

The default value of XCKS= 00-1011 for OSCin= 12MHz.

IAPLB: IAP	Low Bound	ary					
SFR Page	= Page F	Only					
SFR Addres	s = 0x03	-			RESET =	0111-0110	
7	6	5	4	3	2	1	0
			IAPLB				0
W	W	W	W	W	W	W	W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFMT for mode selection on IAPLB Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And then select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP start address as listed below.

IAP lower boundary = IAPLB[7:0] \times 256, and

IAP higher boundary = ISP start address – 1.

For example, if IAPLB=0x60 and ISP start address is 0x7000, then the IAP-memory range is located at $0x6000 \sim 0x6FFF$.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

megawin Version: 1.3B 211

27.5.1. ISP/IAP Sample Code

The following Figure 27–8 shows a sample code for ISP operation.

Figure 27–8. Sample Code for ISP

```
Demo Program for the ISP
IFD
         DATA
                 0E2h
IFADRH
         DATA
                 0E3h
IFADRL
         DATA
                 0E4h
IFMT
         DATA
                 0E5h
SCMD
         DATA
                 0E6h
ISPCR
         DATA
                 0E7h
        MOV
                ISPCR,#10000000b ;ISPCR.7=1, enable ISP
1. Page Erase Mode (512 bytes per page)
                IFMT,#03h
                              ;MS[2:0]=[0,1,1], select Page Erase Mode
        ORL
        MOV
                IFADRH,??
                              ;fill page address in IFADRH & IFADRL
        MOV
                IFADRL,??
        MOV
                SCMD,#46h
                              ;trigger ISP processing
        MOV
                SCMD,#0B9h
        ;Now in processing...(CPU will halt here until complete)
2. Byte Program Mode
        ORL
                IFMT,#02h
                              ;MS[2:0]=[0,1,0], select Byte Program Mode
        ANL
                ISPCR,#0FAh
        MOV
                IFADRH.??
                              ;fill byte address in IFADRH & IFADRL
        MOV
                IFADRL,??
                              ;fill the data to be programmed in IFD
        MOV
                IFD,??
                SCMD,#46h
        MOV
                              ;trigger ISP processing
        MOV
                SCMD,#0B9h
        ;Now in processing...(CPU will halt here until complete)
3. Verify using Read Mode
        ANL
                IFMT,#0F9h
                              ;MS1[2:0]=[0,0,1], select Byte Read Mode
                IFMT,#01h
        ORL
        MOV
                IFADRH,??
                              ;fill byte address in IFADRH & IFADRL
        MOV
                IFADRL,??
        MOV
                SCMD,#46h
                              ;trigger ISP processing
        MOV
                SCMD,#0B9h
        ;Now in processing...(CPU will halt here until complete)
        MOV
                            ;data will be in IFD
                A,IFD
                A, wanted, ISP_error; compare with the wanted value
        CJNE
ISP_error:
```

28. Page P SFR Access

MG82F5B32 builds a special SFR page (Page P) to store the control registers for MCU operation. These SFRs can be accessed by the ISP/IAP operation with different IFMT. In page P access, IFADRH must set to "0x00" and IFADRL indexes the SFR address in page P. If IFMT= 0x04 for Page P writing, the content in IFD will be loaded to the SFR in IFADRL indexed after the SCMD triggered. If IFMT = 0x05 for Page P reading, the content in IFD is stored the SFR value in IFADRL indexed after the SCMD triggered.

Following descriptions are the SFR function definition in Page P:

IAPLB: IAP Low Boundary

SFR Page SFR Address = 0x03RESET = 1111-1110 5 4 3 0 6 **IAPLB** 0 R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFADRL for SFR address in Page-P, the IFMT for mode selection on Page-P Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And index IFADRL, select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP Start address as listed below.

IAP lower boundary = IAPLBx256, and

IAP higher boundary = ISP start address – 1.

For example, in MG82F5B32, if IAPLB=0x60 and ISP start address is 0x7000, then the IAP-memory range is located at 0x6000 ~ 0x6FFF.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

CKCON2: Clock Control Register 2

SFR Page = \mathbf{P}

SFR Address = $0x40$ RESET = $0101-0000$							
7	6	5	4	3	2	1	0
XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: XTGS1~XTGS0, OSC Driving control Register. Default value is loaded from OSCDN1~0 in OR5.

XTGS1, XTGS0	Gain Define	Applied Crystal
0, 0	Low Gain	32.768KHz
0, 1	Medium Gain	2MHz ~ 25MHz
1, 0	Lower Gain	32.768KHz
1, 1	Reserved	Reserved

Bit 5: XTALE, external Crystal(XTAL) Enable.

0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1.

1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software pools the **XTOR** (CKCON1.7) **true** to indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

0: Disable internal high frequency RC oscillator.

1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

Bit 3~2: MCKS[1:0], MCK Source Selection.

MCKS[1:0]	MCK Source Selection	OSCin =12MHz CKMIS = [01]	OSCin =11.059MHz CKMIS = [01]
0 0	OSCin	12MHz	11.059MHz
0 1	CKMI x 4 (ENCKM =1)	24MHz	22.118MHz
1 0	CKMI x 5.33 (ENCKM =1)	32MHz	29.491MHz
1 1	CKMI x 8 (ENCKM =1)	48MHz	44.236MHz

Note: It needs to set ENCKM = 1 to enable CKM.

Note: Needs to be careful of the limitation of CPUCLK and SYSCLK. Needs to use SCKS[2:0] and CCKS to choose proper range of CPUCLK and SYSCLK to not exceed the limitation. CPUCLK \leq 32MHz, SYSCLK \leq 50MHz.

Bit 1~0: OSCS[1:0], OSCin Source selection.

OSCS[1:0]	OSCin source Selection
0 0	IHRCO
0 1	XTAL
1 0	ILRCO
1 1	ECKI, External Clock Input (P6.0) as OSCin.

CKCON3: Clock Control Register 3

SFR Page = P SFR Address = 0x41

RESET = 0000-0010

7	6	5	4	3	2	1	0
LSCKS	RTCCS2	FWKP	WDTFS	MCKD1	MCKD0	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: LSCKS, Low Speed Clock Selection in RTC module.

0: Select P6.0 as the low speed clock source of RTC module.

1: Select ILRCO as the low speed clock source of RTC module.

Bit 6: RTCCS2, Combined RTCCS1~0 to select the RTC pre-scaler source.

Bit 5: FWKP, MCU Fast wake up control.

0: Select MCU for normal wakeup time about 120us from power-down mode.

1: Select MCU for fast wakeup time about 30us from power-down mode.

Bit 4: WDTFS. WDT overflow source selection.

0: Select WDT bit-8 overflow as WDT event source.

1: Select WDT bit-1 overflow as WDT event source.

Bit 3~2: MCKD[1:0], MCK Divider Output selection.

 [],	o. • a.p.a. • o. • o. · ·		
MCKD[1:0]	MCKDO Frequency	if MCK = 12MHz	if MCK = 48MHz
0 0	MCKDO = MCK	MCKDO = 12MHz	MCKDO = 48MHz
0 1	MCKDO = MCK/2	MCKDO = 6MHz	MCKDO = 24MHz
1 0	MCKDO = MCK/4	MCKDO = 3MHz	MCKDO = 12MHz
1 1	MCKDO = MCK/8	MCKDO = 1.5MHz	MCKDO = 6MHz

Bit 1~0: MCDS[1:0], Reserve for test.

PCON2: Power Control Register 2

SFR Page = P Only SFR Address = 0x44

POR = 0011-0101

7	6	5	4	3	2	1	0
AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write "0" on this bit when PCON2 is written.

Bit 5~4: BO1S1~0. Brown-Out detector 1 monitored level Selection. The initial values of these two bits are loaded from

BO1S1O and BO1S0O in "Hardware Option".

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

Bit 3: BO1RE, BOD1 Reset Enabled. The initial value of this bit is loaded from BO1REO in "Hardware Option".

- 0: Disable BOD1 to trigger a system reset when BOF1 is set.
- 1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

- 0: Disable BOD1 to slow down the chip power consumption.
- 1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BOORE, BODO Reset Enabled. The initial value of this bit is loaded from BOOREO in "Hardware Option".

- 0: Disable BOD0 to trigger a system reset when BOF0 is set.
- 1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 1.7V).

Bit 0: Reserved. Software must write "1" on this bit when PCON2 is written.

PCON3: Power Control Register 3

SFR Page = **P Only**

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	IVREN	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
SF	R Address	= 0x45	POR = 0000-0000					

Bit 7: IVREN, Internal Voltage Reference Enable.

- 0: Disable on-chip IVR (2.4V).
- 1: Enable on-chip IVR (2.4V).

Bit 6: Reserved. Software must write "0" on this bit when PCON3 is written.

SPCON0: SFR Page Control 0

SFR Page = P Only

SFR Address = $0x48$			POR = 0000-0000					
	7	6	5	4	3	2	1	0
	RTCCTL	P6CTL	P4CTL	WRCTL	CKCTL1	CKCTL0	PWCTL1	PWCTL0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: RTCCTL. RTCCR SFR access Control.

If RTCCTL is set, it will disable the RTCCR SFR modified in general Page. RTCCR in general Page only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 6: P6CTL. P6 SFR access Control.

If P6CTL is set, it will disable the P6 SFR modified in Page 0~F. P6 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 5: P4CTL. P4 SFR access Control.

If P4CTL is set, it will disable the P4 SFR modified in Page 0~F. P4 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 4: WRCTL. WDTCR SFR access Control.

If WRCTL is set, it will disable the WDTCR SFR modified in Page 0~F. WDTCR in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 3: CKCTL1. CKCON1 SFR access Control.

If CKCTL1 is set, it will disable the CKCON1 SFR modified in Page 0~F. CKCON1 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 2: CKCTL0. CKCON0 SFR access Control.

If CKCTL0 is set, it will disable the CKCON0 SFR modified in Page 0~F. CKCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 1: PWCTL1. PCON1 SFR access Control.

If PWCTL1 is set, it will disable the PCON1 SFR modified in Page 0~F. PCON1 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 0: PWCTL0. PCON0 SFR access Control.

If PWCTL0 is set, it will disable the PCON0 SFR modified in Page 0~F. PCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

DCON0: Device Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE
7	6	5	4	3	2	1	0
SFR Address	= 0x4C				POR = 100	00-0011	
SFR Page	= P Only						

Bit 7: HSE, High Speed operation Enable.

- 0: Select CPU running in lower speed mode (FCPUCLK ≤ 6MHz) which is slow down internal circuit to reduce power consumption.
- 1: Enable CPU full speed operation if F_{CPUCLK} > 6MHz. Before select high frequency clock (> 6MHz) on CPUCLK, software must set HSE to switch internal circuit for high speed operation.

Bit 6: IAPO, IAP function Only.

- 0: Maintain IAP region to service IAP function and code execution.
- 1: Disable the code execution in IAP region and the region only service IAP function.

Bit 5: HSE1, High Speed operation Enable 1.

- 0: No function.
- 1: Enable MCU for ultra-high speed operation. (FCPUCLK > 25MHz). It also needs to set HSE when use HSE1 = 1.
- Bit 4~3: Reserved. Software must write "0" on this bit when DCON0 is written.

Bit 2: IORCTL, GPIO Reset Control.

- 0: Port 6 keeps reset condition by all reset events.
- 1: If this bit is set, Port 6 is only reset by POR, LVR, External Reset, BOD0 Reset (BO0RE enabled), BOD1 Reset (BO1RE enabled).

Bit 1: RSTIO, RST function on I/O,

- 0: Select I/O pad function for P4.7.
- 1: Select I/O pad function for external reset input, RST.

Bit 0: OCDE, OCD interface on I/O.

- 0: Select the I/O pads function for P4.4 and P4.5
- 1: Select the I/O pads function for OCD interface.

29. Auxiliary SFRs

AUXR0: Auxiliary Register 0

SFR Page = $0 \sim F$ SFR Address = $0 \times A1$

RESET -	0000-0000
116061 -	0000-0000

0							
7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	T0XL	P4FS1	P4FS0	INT1H	INT0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC1~0 index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC1~0	P60 function	I/O mode
0 0	P60	By P6M0.0
0 1	MCK	By P6M0.0
10	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

Please refer Section "8 System Clock" to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit 4: T0XL is the Timer 0 per-scaler control bit. Please refer T0X12 (AUXR2.2) for T0XL function definition.

Bit 3~2: P4.4 and P4.5 alternated function selection.

P4FS1~0	P4.4	P4.5
0 0	P4.4	P4.5
0 1	RXD0	TXD0
10	T0/T0CKO	T1/T1CKO
11	T2EX	T2/T2CKO

Bit 1: INT1H, INT1 High/Rising trigger enable.

0: Remain nINT1 triggered on low level or falling edge on nINT1 port pin.

1: Set nINT1 triggered on high level or rising edge on nINT1 port pin.

Bit 0: INT0H, INT0 High/Rising trigger enable.

0: Remain nINT0 triggered on low level or falling edge on nINT0 port pin.

1: Set nINT0 triggered on high level or rising edge on nINT0 port pin.

AUXR1: Auxiliary Control Register 1

SFR Page = $0 \sim F$ SFR Address = $0 \times A2$

RESET = 0000-0000

7	6	5	4	3	2	1	0
P1KBIH	P3KBIL	P4SPI	P3S1	P3S1MI	P6TWI	P3CEX	DPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P1KBIH, KBI High nibble Port Selection on P1.3, P1.2, P1.1 and P1.0.

P1KBIH	KBI.7~4	
0	P2.6, P2.4, P2.3, P2.2	
1	P1.3, P1.2, P1.1, P1.0	

Bit 6: P3KBIL, KBI Low nibble Port Selection on P3.5, P3.4, P3.1 and P3.0.

P3KBIL	KBI.3~0	
0	P2.7, P2.5, P2.1, P2.0	
1	P3.5, P3.4, P3.1, P3.0	

Bit 5: P4SPI, SPI interface on P4.1~P4.0 and P2.1~P2.0.

P4SPI	nSS	MOSI	MISO	SPICLK
0	P1.4	P1.5	P1.6	P1.7
1	P2.0	P2.1	P4.1	P4.0

Bit 4: P3S1, Serial Port 1 (UART1) function on P3.3 and P3.4 if P3CEX is disabled.

P3S1	RXD1	TXD1
0	P1.2	P1.3
1	P3.3	P3.4

Bit 3: P3S1MI, S1MI function on P3.5. S1MI is the SPI serial data input of the S1 Mode 4 (SPI master).

P3S1MI	S1MI
0	P1.0
1	P3.5

Bit 2: P6TWI, TWI0/I2C0 function on P6. The function is valid when P60OC1~0 is equal to "00".

P6TWI	TWI0_SCL	TWI0_SDA
0	P4.0	P4.1
1	P6.0	P6.1

Bit 1: P3CEX, CEX5, CEX3 and CEX1 function on P3.5, P3.4 and P3.3.

P3CEX	CEX5	CEX3	CEX1
0	P2.7	P2.5	P2.3
1	P3.5	P3.4	P3.3

Bit 0: DPS, dual DPTR Selector.

0: Select DPTR0.

1: Select DPTR1.

AUXR2: Auxiliary Register 2

SFR Page = $0 \sim F$

Of It /taarco	3 - 0// 10				INDUE I	0000 0000	
7	6	5	4	3	2	1	0
INT3IS1	INT3IS0	INT2IS1	INT2IS0	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT3IS1~0, nINT3 input selection bits which function is defined as following table.

/	
INT3IS1~0	nINT3
00	P4.5
01	P2.1
10	P1.5
11	P6.0

Bit 5~4: INT2IS1~0, nINT2 input selection bits which function is defined as following table.

INT2IS1~0	nINT2	
00	P4.4	
01	P2.0	
10	P1.4	
11	P6.1	

Bit 3: T1X12, Timer 1 clock source selector while T1C/T= 0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 2: T0X12, Timer 0 clock source selector while T0C/T= 0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

T0XL, T0X12	Timer 0 Clock Selection
0 0	SYSCLK/12
0 1	SYSCLK
1 0	SYSCLK/48
1 1	SYSCLK/192

Bit 1: T1CKOE, Timer 1 Clock Output Enable.

0: Disable Timer 1 clock output.

1: Enable Timer 1 clock output on P3.5.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.

0: Disable Timer 0 clock output.

1: Enable Timer 0 clock output on P3.4.

AUXR3: Auxiliary Register 3

SFR Page

7

STAF

R/W

= 0~F

6

STOF

R/W

SFR Address = 0xA4

	112321 = 0000-0000					
	2	1	0			
(P1S0MI	P3ECI	P3TWI1			
	R/W	R/W	R/W			

RESET - 0000-0000

Bit 7: STAF, Start Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.

3

C0PLK

1: Set by hardware to indicate the START condition occurred on STWI bus.

4

BPOC0

R/W

5

BPOC1

R/W

Bit 6: STOF, Stop Flag detection of STWI (SID).

- 0: Clear by firmware by writing "0" on it.
- 1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode
00 P4.4		By P4M0.4
01 ILRCO/32		By P4M0.4
10	ILRCO/16	By P4M0.4
11	ILRCO/8	By P4M0.4

For beeper on P4.4 function, it is recommended to set P4M0.4 to "1" which selects P4.4 as push-push output mode.

Bit 3: C0PLK, PCA buffered PWM/COPM update control.

- 0: Buffered PWM/COPM is auto-updated on PCA base timer overflow.
- 1: Disable the buffered PWM/COPM auto-updated.

Bit 2: P1S0MI, S0MI function on P1.6. S0MI is the SPI serial data input of the S0 Mode 4 (SPI master).

P1S0MI	SOMI
0	P3.2
1	P1.6

Bit 1: P3ECI, ECI function on P3.2.

P3ECI	FCI
0	P2.1
1	P3.2

Bit 0: P3TWI1, TWI1/I2C1 function on P3. TWI1PS1 is located on AUXR4.2.

TWI1PS1, P3TWI1	TWI1_SCL	TWI1_SDA
0 0	P1.0	P1.1
0 1	P3.0	P3.1
1 0	P3.1	P3.0
1 1	TWI0_SCL	TWI0_SDA

AUXR4: Auxiliary Register 4

SFR Page = 0 only

SFR Address = 0xC2 RESET = 0000-0000

	7	6	5	4	3	2	1	0
Γ	I2C1CF	TWICF	0	SPI0M0	0	TWI1PS1	T2EXS0	C0PS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: I2C1CF, TWI1/I2C1 serial Clock input Filter.

0: Disable I2C1CF function.

1: Enable I2C1CF function.

Bit 6: TWICF, TWI0/I2C0 serial Clock input Filter.

0: Disable TWICF function.

1: Enable TWICF function.

Bit 5: Reserved. Software must write "0" on this bit when AUXR4 is written.

Bit 4: SPI0M0, SPI0 model control bit 0. It controls the SPI application with daisy-chain connection.

0: Disable the mode control.

1: Enable the mode control.

Bit 3: Reserved. Software must write "0" on this bit when AUXR4 is written.

Bit 2: TWI1PS1, TWI1 pin Selection 1. (Its function is illustrated at AUXR3.0, P3TWI1)

Bit 1: T2EXS0, Timer 2 capture source Selection 0.

T2EXS0	Timer 2 Capture Source	
0	T2EX pin	
1	ILRCO	

Bit 0: C0PS0, PCA0 CEX4 Port pin Selection 0.

C0PS0	CEX4
0	P2.6
1	P1.7

AUXR5: Auxiliary Register 5

SFR Page = 1 only SFR Address = 0xC2

11171dd1000 - 0X02						0000 0000		
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	S0PS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RESET = 0000-0000

Bit 3: S0PS0, Serial Port 0 pin Selection 0.

S0PS~0	RXD0	TXD0
0	P3.0	P3.1
1	P3.1	P3.0

SFRPI: SFR Page Index Register SFR Page = 0~F

٤	SFR Address	= 0xAC				RESET =	0000-0000	
	7	6	5	4	3	2	1	0
	0	0	0	0	PIDX3	PIDX2	PIDX1	PIDX0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0" on these bits when SFRPI is written.

Bit $3\sim0$: SFR Page Index. The available pages are only page "0 \sim 7".

PIDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
1111	Page F

30. Hardware Option

The MCU's Hardware Option defines the device behavior which cannot be programmed or controlled by software. The hardware options can only be programmed by a Universal Programmer, the "Megawin 8051 Writer U1" or the "Megawin 8051 ICE Adapter" (The ICE adapter also supports ICP programming function. Refer Section "31.5 In-Chip-Programming Function"). After whole-chip erased, all the hardware options are left in "disabled" state and there is no ISP-memory and IAP-memory configured. The MG82F5B32 has the following Hardware Options:

LOCK

- ☑: Enabled. Code dumped on a universal Writer or Programmer is locked to 0xFF for security.
- □: Disabled. Not locked.

ISP-memory Space:

The ISP-memory space is specified by its starting address. And, its higher boundary is limited by the Flash end address, i.e., **0x7FFF**. The following table lists the ISP space option in this chip. In default setting, **MG82F5B32** ISP space is configured to **1.5K** that had been embedded Megawin proprietary COMBO ISP code to perform device firmware upgrade through Megawin 1-Line ISP protocol and COM port ISP.

ISP-memory Size	MG82FG5B32B ISP Start Address
7.5K bytes	6200
7.0K bytes	6400
6.5K bytes	6600
6.0K bytes	6800
5.5K bytes	6A00
5.0K bytes	6C00
4.5K bytes	6E00
4.0K bytes	7000
3.5K bytes	7200
3.0K bytes	7400
2.5K bytes	7600
2.0K bytes	7800
1.5K bytes	7A00
1.0K bytes	7C00
0.5K bytes	7E00
No ISP Space	

HWBS:

- ☑: Enabled. When powered up, MCU will boot from ISP-memory if ISP-memory is configured.
- ☐: Disabled. MCU always boots from AP-memory.

HWBS2:

- ☑: Enabled. Activating the RST-pin can induce MCU to boot from ISP-memory if ISP-memory is configured.
- ☐: Disabled. Where MCU boots from is determined by HWBS.

IAP-memory Space:

The IAP-memory space specifies the user defined IAP space. The IAP-memory Space can be configured by hardware option or MCU software by modifying IAPLB. In default, it is configured to **1K** bytes.

BO1S10, BO1S00:

- ☑,☑: Select BOD1 to detect 2.0V.
- ☑,□: Select BOD1 to detect 2.4V.
- □, ☑: Select BOD1 to detect 3.7V.
- □.□: Select BOD1 to detect 4.2V.

BOOREO:

- ☑: Enabled. BOD0 will trigger a RESET event to CPU on AP program start address. (1.7V)
- ☐: Disabled. BOD0 can not trigger a RESET to CPU.

BO1REO:

- ☑: Enabled. BOD1 will trigger a RESET event to CPU on AP program start address. (4.2V, 3.7V, 2.4V or 2.0V)
- ☐: Disabled. BOD1 can not trigger a RESET to CPU.

WRENO:

- ☑: Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- ☐: Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

NSWDT: Non-Stopped WDT

- ☑: Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- □: Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

HWENW: Hardware loaded for "ENW" of WDTCR.

- ☑: Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- □: Disabled. WDT is not enabled automatically after power-on.

HWWIDL, HWPS2, HWPS1, HWPS0:

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

WDSFWP:


- ☑: Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- □: Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

31. Application Notes

31.1. Power Supply Circuit

To have the MG82F5B32 work with power supply varying from 2.0V to 5.5V, adding some external decoupling and bypass capacitors is necessary, as shown in Figure 31–1.

Figure 31-1. Power Supplied Circuit




When supply voltage lower than 2.0V, we suggest to short the VDD and Vcap and the capacitors should be 4.7uF// 0.1uF to ensure satiability.

31.2. Reset Circuit

Normally, the power-on reset can be successfully generated during power-up. However, to further ensure the MCU a reliable reset during power-up, the external reset is necessary. Figure 31–2 shows the external reset circuit, which consists of a capacitor C_{EXT} connected to VDD (power supply) and a resistor R_{EXT} connected to VSS (ground).

In general, R_{EXT} is optional because the RST pin has an internal pull-down resistor (R_{RST}). This internal diffused resistor to VSS permits a power-up reset using only an external capacitor C_{EXT} to VDD.

Figure 31-2. Reset Circuit



31.3. XTAL Oscillating Circuit

To achieve successful and exact oscillating (up to 24MHz), the capacitors C1 and C2 are necessary, as shown in Figure 31–3. Normally, C1 and C2 have the same value. Table 31–1 lists the C1 & C2 value for the different frequency crystal application.

Figure 31-3. XTAL Oscillating Circuit




Table 31-1. Reference Capacitance of C1 & C2 for crystal oscillating circuit

Crystal	C1, C2 Capacitance
16MHz ~ 25MHz	10pF
6MHz ~ 16MHz	15pF
2MHz ~ 6MHz	33pF
32768Hz	7pF

31.4. ICP and OCD Interface Circuit

MG82F5B32 devices include an on-chip Megawin proprietary debug interface to allow In-Chip-Programming (ICP) and in-system On-Chip-Debugging (OCD) with the production part installed in the end application. The ICP and OCD share the same interface to use a clock signal (ICP_SCL/OCD_SCL) and a bi-directional data signal (ICP_SDA/OCD_SDA) to transfer information between the device and a host system.


The ICP interface allows the ICP_SCL/ICP_SDA pins to be shared with user functions so that In-Chip Flash Programming function could be performed. This is practicable because ICP communication is performed when the device is in the halt state, where the on-chip peripherals and user software are stalled. In this halted state, the ICP interface can safely 'borrow' the ICP_SCL (P4.4) and ICP_SDA (P4.5) pins. In most applications, external resistors are required to isolate ICP interface traffic from the user application. A typical isolation configuration is shown in Figure 31–4.

It is strongly recommended to build the ICP interface circuit on target system. It will reserve the whole capability for software programming and device options configured.

After power-on, the P4.4 and P4.5 of MG82F5B32 are configured to OCD_SCL/OCD_SDA for in-system On-Chip-Debugging function. This is possible because OCD communication is typically performed when the CPU is in the halt state, where the user software is stalled. In this halted state, the OCD interface can safely 'use' the OCD_SCL (P4.4) and OCD_SDA (P4.5) pins. As mentioned ICP interface isolation in Figure 31–4, external resistors are required to isolate OCD interface traffic from the user application.

If user gives up the OCD function, software can configure the OCD_SCL and OCD_SDA to port pins: P4.4 and P4.5 by clearing OCDE on bit 0 of PCON3. When user would like to regain the OCD function, user can predict an event that triggers the software to switch the P4.4 and P4.5 back to OCD_SCL and OCD_SDA by setting OCED as "1". Or "Erase" the on-chip flash by ICP which cleans the user software to stop the port pins switching.

Figure 31–4. ICP and OCD Interface Circuit



31.5. In-Chip-Programming Function


The ICP, like the traditional parallel programming method, can be used to program anywhere in the MCU, including the Flash and MCU's Hardware Option. And, owing to its dedicated serial programming interface (via the On-Chip Debug path), the ICP can update the MCU without removing the MCU chip from the actual end product, just like the ISP does.

The proprietary 6-pin "Megawin 8051 ICE Adapter" can support the In-Circuit Programming of MG82F5B32. "Megawin 8051 ICE Adapter" has the in-system storage to store the user program code and device options. So, the tools can perform a portable and stand-alone programming without a host on-line, such as connecting the tool to PC. Following lists the features of the ICP function:

Features

- No need to have a loader program pre-programmed in the target MCU.
- Dedicated serial interface: no port pin is occupied.
- The target MCU needn't be in running state; it just needs to be powered.
- Capable of portable and stand-alone working without host's intervention.

The above valuable features make the ICP function very friendly to the user. Particularly, it is capable of stand-alone working after the programming data is downloaded. This is especially useful in the field without a PC. The system diagrams of the ICP function for the stand-alone programming are shown in Figure 31–5. Only **five** pins are used for the ICP interface: the SDA line and SCL line function as serial data and serial clock, respectively, to transmit the programming data from the 6-pin "Megawin 8051 ICE Adapter" to the target MCU; the RST line to halt the MCU, and the VCC & GND are the power supply entry of the 6-pin "Megawin 8051 ICE Adapter" for portable programming application. The USB connector can be directly plugged into the PC's USB port to download the programming data from PC to the 6-pin "Megawin 8051 ICE Adapter".



31.6. On-Chip-Debug Function

The MG82F5B32 is equipped with a Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported, such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting.


Using the OCD technology, Megawin provides the "Megawin 8051 OCD ICE" for the user, as shown in Figure 31–6. The user has no need to prepare any development board during developing, or the socket adapter used in the traditional ICE probe. All the thing the user needs to do is to reserve a 6-pin connector on the system for the dedicated OCD interface: P3.0, RST, VCC, OCD_SDA, OCD_SCL and GND as shown in Figure 31–6.

In addition, the most powerful feature is that it can directly connect the user's target system to the Keil 8051 IDE software for debugging, which directly utilizes the Keil IDE's dScope-Debugger function. Of course, all the advantages are based on your using Keil 8051 IDE software.

Note: "Keil" is the trade mark of "Keil Elektronik GmbH and Keil Software, Inc.".

Features

- Megawin proprietary OCD (On-Chip-Debug) technology
- On-chip & in-system real-time debugging
- 5-pin dedicated serial interface for OCD, no target resource occupied
- Directly linked to the debugger function of the Keil 8051 IDE Software
- USB connection between target and host (PC)
- Helpful debug actions: Reset, Run, Stop, Step and Run to Cursor
- Programmable breakpoints, up to 4 breakpoints can be inserted simultaneously
- Several debug-helpful windows: Register/Disassembly/Watch/Memory Windows
- Source-level (Assembly or C-language) debugging capability



Note: For more detailed information about the OCD ICE, please feel free to contact Megawin.

32. Electrical Characteristics

32.1. Absolute Maximum Rating

Parameter	Rating	Unit
Ambient temperature under bias	-40 ~ +105	°C
Storage temperature	-65 ~ + 150	°C
Voltage on any Port I/O Pin or RST with respect to VSS	-0.5 ~ VDD + 0.5	V
Voltage on VDD with respect to VSS	-0.5 ~ +6.0	V
Maximum total current through VDD and VSS	200	mA
Maximum output current sunk by any Port pin	40	mA

^{*}Note: stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

32.2. DC Characteristics

VDD = 5.0V±10%, VSS = 0V, T_A = 25 °C and execute NOP for each machine cycle, unless otherwise specified

Symbol	Parameter	Test Condition		Limits		Unit
Symbol			min	typ	max	
	Inp	ut/ Output Characteristics		_		
V_{IH1}	Input High voltage (All I/O Ports)	Except P6.0, P6.1	0.6			VDD
$V_{\text{IH2}} \\$	Input High voltage (RST, P6.0, P6.1)		0.75			VDD
V _{IL1}	Input Low voltage (All I/O Ports)	Except P6.0, P6.1			0.15	VDD
V_{IL2}	Input Low voltage (RST, P6.0, P6.1)				0.2	VDD
I _{IH}	Input High Leakage current (All I/O Ports) (2) (3)	V _{PIN} = VDD		0	±1	uA
I _{IL1}	Logic 0 input current (P3 in quasi-mode) (2) (3)	V _{PIN} = 0.4V		20	30	uA
I _{IL2}	Logic 0 input current (All Input only or open-drain Ports) (2) (3)	V _{PIN} = 0.4V		0	1	uA
	,	V _{PIN} =5.5V			340	
ı	Logic 1 to 0 input transition	V _{PIN} =5V			285	
I _{H2L}	current (P3 in quasi-mode) (2) (3)	V _{PIN} =3.3V			120	uA
	,	V _{PIN} =1.8V			23	1
	0 / / / / / / / / / / / / / / / / / / /	VDD=5V; V _{PIN} =2.4V	-250	-255		uA
I _{OH1}	Output High current (P3 in quasi-	VDD=3.3V; V _{PIN} =2.4V	-70	-72		uA
	Mode) (2) (3)	VDD=1.8V; V _{PIN} =1.4V	-13.5	-15		uA
		VDD=5V; V _{PIN} =2.4V	-33	-34.5		mA
Іон2	Output High current (All push-	VDD=3.3V; V _{PIN} =2.4V	-9.5	-10.5		mA
-01.2	pull output ports) (2) (3)	VDD=1.8V; V _{PIN} =1.4V	-2.3	-2.5		mA
	Output High current (All push-	VDD=5V; V _{PIN} =2.4V	-13	-13.4		mA
І онз	pull output ports on low driving	VDD=3.3V; V _{PIN} =2.4V	-4.0	-4.2		mA
IOH2 IOH3 IO	strength, except RST Pin) (2) (3)	VDD=1.8V; V _{PIN} =1.4V	-0.75	-0.8		mA
	,	VDD=5V; V _{PIN} =0.4V	21.0	22.0		mA
Iон1 (СПО В В В В В В В В В В В В В В В В В В В	Output Low current (All I/O	VDD=3.3V; V _{PIN} =0.4V	17.0	18.0		mA
IOLI	Ports) (2) (3)	VDD=1.8V; V _{PIN} =0.4V	8.5	8.9	0.15 0.2 ±1 30 1 340 285 120	mA
	Output Low current (All push-pull	VDD=5V; V _{PIN} =0.4V	3.2	3.3		mA
lou 2	output ports on low driving	VDD=3.3V; V _{PIN} =0.4V	2.3	2.36		mA
IOLZ	strength, except RST Pin) (2) (3)	VDD=1.8V; V _{PIN} =0.4V	1.1	1.14		mA
		VDD=5V	14.1	275		Kohm
Ryon, Wook	Internal Very Weak pull-up	VDD=3.3V		470		Kohm
T very_vveak	resistance	VDD=1.8V		1580		Kohm
		VDD=5V		12		Kohm
R _{weak}	Internal Weak pull-up resistance	VDD=3.3V		19		Kohm
weak	Internal Weak pair up recipiance	VDD=1.8V		52		Kohm
		VDD=5V		130		1011111
		VDD=4.5V		147		1
R _{RST}	Internal reset pull-down	VDD=3.3V		217		Kohm
ICANI	resistance	VDD=2.7V		290		1011111
		VDD=2.1V		441		1
		Power Consumption		441		
		CPUCLK=SYSCLK = 32MHz @				
I _{OP1}	Normal mode operating current	IHRCO with PLL	6.1	6.4	7.0	mA
I _{OP2}		CPUCLK=SYSCLK = 24MHz @ IHRCO with PLL	5.3	5.4	6.0	mA
I _{OP3}		CPUCLK=SYSCLK = 12MHz @ IHRCO	3.0	3.15	3.5	mA
I _{OP4}		CPUCLK=SYSCLK = 12MHz @ IHRCO, VDD = 5V with ADC 400K sps		4.8		mA

	1					
lops1	Slow mode operating current	CPUCLK=SYSCLK = 12MHz/128 @ IHRCO (SFR HSE=0)		0.26		mA
I _{IDLE1}	Idle mode operating current	SYSCLK = 12MHz @ IHRCO		0.91		mA
I _{IDLE2}	·	SYSCLK = 12MHz/128 @ IHRCO (SFR HSE=0)		0.4		mA
I _{IDLE3}		SYSCLK = 32KHz @ ILRCO		55		uA
I _{SUB1}	Sub-clock mode operating current	SYSCLK = 32KHz @ ILRCO, BOD1 disabled		51		uA
I _{SUB2}		SYSCLK = 32KHz/128 @ ILRCO, BOD1 disabled		40		uA
I _{WAT}	Watch mode operating current	WDT = 32KHz @ ILRCO in PD mode		3.5		uA
I _{MON1}	Monitor Mode operating current	BOD1 enabled in PD mode		7.5		uA
I _{RTC1}	RTC Mode operating current	RTC operating in PD mode, VDD = 5.0V		3.8		uA
I _{PD1}	Power down mode current			1.8		uA
	ВС	D0/B0D1 Characteristics				
V_{BOD0}	BOD0 detection level	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		1.7		V
V _{BOD 00}	BOD1 detection level for 2.0V	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		2.0		V
V_{BOD10}	BOD1 detection level for 2.4V	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		2.37		V
V _{BOD11}	BOD1 detection level for 3.7V	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		3.7		V
V _{BOD11}	BOD1 detection level for 4.2V	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$		4.2		V
I _{BOD1}	BOD1 Power Consumption	T _A = +25°C, VDD=5.0V T _A = +25°C, VDD=3.3V		5.4		uA
		Operating Condition		I	<u> </u>	<u> </u>
V _{PSR}	Power-on Slope Rate	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	0.05			V/ms
V _{POR1}	Power-on Reset Valid Voltage	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			0.1	V
V _{OP1}	CPU Operating Speed 0-32MHz	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	2.7		5.5	V
V _{OP2}	CPU Operating Speed 0-24MHz	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	2.2		5.5	V
V _{OP3}	CPU Operating Speed 0-12MHz	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	1.8		5.5	V

⁽¹⁾ Data based on characterization results, not tested in production.

32.3. External Reset Characteristics

Parameter	Test Condition	Limits			Unit
Parameter		min	typ	max	
Supply Voltage		1.8		5.5	V
External RST High time to generate System Reset	SYSCLK = IHRCO	32			us

⁽²⁾ I/O under Quasi-Bidirectional mode, when input voltage High transfer to Low and across the threshold voltage, the internal "Weak" pull up will be turn off. I_{H2L} indicates the current near the threshold voltage. Please reference "Figure 13–1. Port 3 Quasi-Bidirectional I/O".


⁽³⁾ All current flowing into the chip has a positive value, and current flowing out of the chip has negative value.

32.4. External Clock Characteristics

VDD = $2.4V \sim 5.5V$, VSS = 0V, $T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise specified

		Oscillator					
Symbol	Parameter	Crystal Mode		ECKI Mode		Unit	
		Min.	Max	Min.	Max		
1/t _{CLCL}	Oscillator Frequency	0.032	25	0	25	MHz	
1/tclcl	Oscillator Frequency $(VDD = 2.0V \sim 5.5V)$	0.032	12	0	12	MHz	
t _{CLCL}	Clock Period	41.6		27.7		ns	
tchcx	High Time	0.4T	0.6T	0.4T	0.6T	tclcl	
t _{CLCX}	Low Time	0.4T	0.6T	0.4T	0.6T	t _{CLCL}	
tсьсн	Rise Time		5		5	ns	
t _{CHCL}	Fall Time		5		5	ns	

Figure 32-1. External Clock Drive Waveform



32.5. IHRCO Characteristics

Parameter	Toot Condition		Limits			
Parameter						
Supply Voltage		1.8		5.5	V	
IIIDOO Fragueray	$T_A = +25^{\circ}C, AFS = 0$		12		MHz	
IHRCO Frequency	$T_A = +25^{\circ}\text{C}, AFS = 0$ 12 $T_A = +25^{\circ}\text{C}, AFS = 1$ 11.059		MHz			
IHRCO Frequency Deviation	TA = +25°C	-1.0		+1.0	%	
(factory calibrated)	TA = -40°C to $+105$ °C	-2.0 ⁽¹⁾		+2.0(1)	%	
IHRCO Start-up Time	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$			32(1)	us	
IHRCO Power Consumption	TA = +25°C, VDD=5.0V		290(1)		uA	

⁽¹⁾ Data based on characterization results, not tested in production.

32.6. ILRCO Characteristics

Dorometer	Toot Condition	Limits			Unit
Parameter	Test Condition	min	typ	max	
Supply Voltage		1.8		5.5	V
ILRCO Frequency	TA = +25°C		32		KHz
ILRCO Frequency Deviation	TA = +25°C	-8 ⁽¹⁾		+8(1)	%
ilkco Frequency Deviation	TA = -40°C to +105°C	-15		+15	%

⁽¹⁾ Data based on characterization results, not tested in production.

32.7. CKM Characteristics

Parameter	Test Condition	Limits		Unit	
rarameter	rest Condition	min	typ	max	Offic
Supply Voltage	TA = -40°C to $+105$ °C	2.2		5.5	V
Clock Input Range	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$	4.5 ⁽¹⁾		6.5(1)	MHz
CKM Start-up Time	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$	30(2)		100(2)	us
CKM Power Consumption	TA = +25°C, VDD=5.0V, CKM = 96MHz		380		uA

32.8. Flash Characteristics

Parameter	Test Condition	Limits		Unit	
Parameter	Test Condition	min	typ	max	Ollit
Supply Voltage	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$	1.8		5.5	V
Flash Write (Erase/Program) Voltage	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$	1.8		5.5	V
Flash Erase/Program Cycle	$TA = -40^{\circ}C \text{ to } +105^{\circ}C$	20,000			times
Flash Data Retention	TA = +25°C	100			year

Version: 1.3B megawin 233

⁽¹⁾ Data guaranteed by design, not tested in production.
(2) Data based on characterization results, not tested in production.

32.9. ADC Characteristics

VDD=5.0V, T_A = -40°C ~ +85°C unless otherwise specified

VDD=3.0V, 1A= -40 C ~ +03 C dille		Limits			Unit	
Parameter	Test Condition	min	typ	max		
Supply Voltage		2.4		5.5	V	
Resolution			12		bits	
	DC Accuracy T _A = 25°C					
	VDD = VREF+ ≥ 5V, 666K sps	-2.2		2.4		
Integral Nanlingarity	VDD = VREF+ ≥ 5V, 500K sps	-1.8		2.3	LSB	
Integral Nonlinearity	VDD = VREF+ ≥ 3.3V, 333K sps	-2.2		2.3	LOB	
	VDD = 5.0V, VREF+ = 2.4V, 333K sps					
	VDD = VREF+ ≥ 5V, 666K sps	-1.0		1.5		
Differential Nonlinearity	VDD = VREF+ ≥ 5V, 500K sps	-1.0		1.4	LSB	
Differential Northhearity	VDD = VREF+ ≥ 3.3V, 333K sps	-1.0		1.6	LOD	
	VDD = 5.0V, VREF+ = 2.4V, 333K sps					
Offset Error	VDD= 2.4V~5.5V				LSB	
	DC Accuracy T _A = -40°C ~ +85°C					
	VDD = VREF+ ≥ 5V, 533K sps	-2.7		+2.5		
Integral Nonlinearity	VDD = VREF+ ≥ 2.4V, 333K sps	-3.4		+2.35	LSB	
	VDD = 5.0V, VREF+ = IVR24, 333K sps				1	
	VDD = VREF+ ≥ 5V, 533K sps	-1.0		+2.9		
Differential Nonlinearity	VDD = VREF+ ≥ 2.4V, 400K sps	-1.0		+2.95	LSB	
,	VDD = 5.0V, VREF+ = IVR24, 333K sps				1	
Offset Error	VDD= 2.4V~5.5V	-3		+3	LSB	
	Conversion Rate	•	•			
	ADHS = 0		16		MHz	
SAR Conversion Clock	ADHS = 1		12		MHz	
	ADHS = 0		30		clocks	
Conversion Time in SAR Clocks	ADHS = 1		24		clocks	
	VDD = VREF+ ≥ 5V			533		
Suggested Conversion Rate	VDD = VREF+ ≥ 2.4V			400	K sps	
	VDD = 5.0V, VREF+ = 2.4V			533	1	
	Analog Inputs		•	•		
Input Voltage Range	Single Ended (AIN+ – GND)	0		VDD	V	
C _{ADC} Input Capacitance note1					pF	
	VDD = 5V				Ω	
	VDD = 4.2V				Ω	
Input Sampling switch resistance	VDD = 3.3V				Ω	
note1	VDD = 2.7V				Ω	
	VDD = 2.4V				Ω	
	Switch Channel Stable Time				32	
Original pin and Target pin voltage						
switch between VDD or GND	CH0(GND)→CH1(VDD)					
Original pin voltage = VDD switch						
to target pin with pulldown resistor					1	
Original pin voltage = GND switch			5.3			
to target pin with Pullup resistor	CH0(GND)—CH1(10K Pullup)		3.3		us	
Original pin voltage = VDD switch	CH0(VDD)→CH1(VDD/2 · 51K resistor divider)				1	
to resistor divider (VDD/2)	CH0(VDD)→CH1(VDD/2 · 10K resistor divider)					
Original pin voltage = GND switch			2.5		†	
to resistor divider (VDD/2)	CH0(GND)→CH1(VDD/2 · 10K resistor divider)		2.0		†	
to resister divider (VBB/2)	Power Consumption					
	ADPS<1:0>=00		1 65			
	ADPS<1:0>=00 ADPS<1:0>=01		1.65	-	1	
Power Supply Current	ADPS<1:0>=01 ADPS<1:0>=10		1.61		mA	
	ADPS<1:0>=10 ADPS<1:0>=11		1.56		1	
	ADCO<1.0>=11		1.45			

⁽¹⁾ Data guaranteed by design, not tested in production.

32.10. IVR Characteristics

 $\underline{VDD} = 5.0 \\ V \pm 10\%, \ VSS = 0 \\ V, \ T_A = -40 \\ ^{\circ}C \ to \ \pm 105 \\ ^{\circ}C, \ C_{LOAD} = 4.7 \\ upF/0.1 \\ ohm-ESR \ unless \ otherwise \ specified$

Parameter	Test Condition		Limits		Unit	
raiametei	rest Condition	Min.	Min. Typ. Max.			
Supply Range						
Supply Voltage		2.7	5.0	5.5	V	
Operation Current	Normal Power State		960	1200	uA	
DC Accuracy						
Output Supply Voltage	-40°C ~ +85°C	2.35	2.4	2.45	V	
Voltage Spread from T _A = over the whole temperature ra	25°C VDD = 3.3V±10mV	-15		+15	mV	


⁽¹⁾ Data guaranteed by design, not tested in production.

32.11. Serial Port Timing Characteristics

 $VDD = 5.0V \pm 10\%$, VSS = 0V, $T_A = -40$ °C to +105°C, unless otherwise specified

Symbol	Doromotor	URM0)	K3 = 0	URM0)	(3 = 1	Unit
Symbol	Parameter	Min.	Max	Min.	Max	Unit
t _{XLXL}	Serial Port Clock Cycle Time	12T		4T		Tsysclk
t _{QVXH}	Output Data Setup to Clock Rising Edge	10T-20		2T-20		ns
t _{XHQX}	Output Data Hold after Clock Rising Edge	T-10		T-10		ns
t _{XHDX}	Input Data Hold after Clock Rising Edge	5		5		ns
txhdv	Clock Rising Edge to Input Data Valid		2T-10		2T-10	ns







32.12. SPI Timing Characteristics

 $VDD = 5.0V \pm 10\%$, VSS = 0V, $T_A = -40$ °C to +105°C, unless otherwise specified

Symbol	Parameter	Min	Max	Units
Master Mod	de Timing			
1/(t _{MCKH+}	SPI Clock Frequency @VDD = 3.0V ~ 5.5V		TBD	MHz
t _{MCKL})	SPI Clock Frequency @VDD = 1.8V ~ 3.0V		TBD	MHz
tмскн	SPICLK High Time	1T		Tsysclk
t MCKL	SPICLK Low Time	1T		Tsysclk
t _{MIS}	MISO Valid to SPICLK Sample Edge	10		ns
tмін	SPICLK Shift Edge to MISO Change	0		ns
tмон	SPICLK Shift Edge to MOSI Change		10	ns
Slave Mode	e Timing			
1 //+ +)	SPI Clock Frequency @VDD = 3.0V ~ 5.5V		TBD	MHz
1/(t _{CKH +} t _{CKL})	SPI Clock Frequency @VDD = 1.8V ~ 3.0V		TBD	MHz
t _{SE}	nSS Falling to First SPICLK Edge	2T		T _{SYSCLK}
tsd	Last SPICLK Edge to nSS Rising	2T		Tsysclk
tsez	nSS Falling to MISO Valid		4T	Tsysclk
tsdz	nSS Rising to MISO High-Z		4T	Tsysclk
tскн	SPICLK High Time	2T		Tsysclk
tckl	SPICLK Low Time	2T		Tsysclk
tsis	MOSI Valid to SPICLK Sample Edge	1T		Tsysclk
tsiH	SPICLK Sample Edge to MOSI Change	1T		T _{SYSCLK}
tsон	SPICLK Shift Edge to MISO Change		2T	Tsysclk
tslн	Last SPICLK Edge to MISO Change (CPHA = 1 ONLY)	1T	2T	Tsysclk

Figure 32–3. SPI Master Transfer Waveform with CPHA=0










Figure 32-5. SPI Slave Transfer Waveform with CPHA=0








32.13. TWI/I2C Timing Characteristics

VDD = 5.0V±10%, VSS = 0V, T_A = -40°C to +105°C, unless otherwise specified

Symbol	Parameter	Min	Max	Units
Master Mod	de Timing			
t _{BUF}	Bus Free Time between STOP and START Condition			us
t stah	Hold Time after (Repeated) START Condition			us
t _{STAS}	t _{STAS} Repeated START Condition Setup Time			us
t stos	STOP Condition Setup Time			us
tsclh	SCL High Time			Tsysclk
t _{SCLL}	SCL Low Time			T _{SYSCLK}
tsdas	SDA Data Setup Time			ns
t _{SDAH}	SDA Data Hold Time			ns
t _{SR}	SCL/SDA Rise Time		1000 ~ 300	ns
tsf	SCL/SDA Fall Time			us
	0 % 1 16 001 1001	100	100	
CL	Capacitive Load for SCL and SDA	400	400	pF





33. Instruction Set

Table 33–1. Instruction Set

Table 33–1. Instruction		DVTE	EXECUTION
MNEMONIC	DESCRIPTION	BYTE	Cycles
DATA TRASFER			
MOV A,Rn	Move register to Acc	1	1
MOV A,direct	Move direct byte o Acc	2	2
MOV A,@Ri	Move indirect RAM to Acc	1	2
MOV A,#data	Move immediate data to Acc	2	2
MOV Rn,A	Move Acc to register	1	2
MOV Rn,direct	Move direct byte to register	2	4
MOV Rn,#data	Move immediate data to register	2	2
MOV direct,A	Move Acc to direct byte	2	3
MOV direct,Rn	Move register to direct byte	2	3
MOV direct, direct	Move direct byte to direct byte	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	2	4
MOV direct,#data	Move immediate data to direct byte	3	3
MOV @Ri,A	Move Acc to indirect RAM	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	2	3
MOV @Ri,#data	Move immediate data to indirect RAM	2	3
MOV DPTR,#data16	Load DPTR with a 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to Acc	1	4
MOVC A,@A+PC	Move code byte relative to PC to Acc	1	4
MOVX A, @Ri	Move on-chip auxiliary RAM(8-bit address) to Acc	1	3
MOVX A,@DPTR	Move on-chip auxiliary RAM(16-bit address) to Acc	1	3
MOVX @Ri,A	Move Acc to on-chip auxiliary RAM(8-bit address)	1	3
MOVX @DPTR,A	Move Acc to on-chip auxiliary RAM(16-bit address)	1	3
MOVX A,@Ri	Move external RAM(8-bit address) to Acc	1	Not Support
MOVX A,@DPTR	Move external RAM(16-bit address) to Acc	1	Not Support
MOVX @Ri,A	Move Acc to external RAM(8-bit address)	1	Not Support
MOVX @DPTR,A	Move Acc to external RAM(16-bit address)	1	Not Support
PUSH direct	Push direct byte onto Stack	2	4
POP direct	Pop direct byte from Stack	2	3
XCH A,Rn	Exchange register with Acc	1	3
XCH A,direct	Exchange direct byte with Acc	2	4
XCH A,@Ri	Exchange indirect RAM with Acc	1	4
XCHD A,@Ri	Exchange low-order digit indirect RAM with Acc	1	4
ARITHEMATIC OPER	RATIONS		
ADD A,Rn	Add register to Acc	1	2
ADD A,direct	Add direct byte to Acc	2	3
ADD A,@Ri	Add indirect RAM to Acc	1	3
ADD A,#data	Add immediate data to Acc	2	2
ADDC A,Rn	Add register to Acc with Carry	1	2
ADDC A,direct	Add direct byte to Acc with Carry	2	3
ADDC A,@Ri	Add indirect RAM to Acc with Carry	1	3
ADDC A,#data	Add immediate data to Acc with Carry	2	2

SUBB A,Rn	Subtract register from Acc with borrow	1	2
SUBB A,direct	Subtract direct byte from Acc with borrow	2	3
SUBB A,@Ri	Subtract indirect RAM from Acc with borrow	1	3
SUBB A,#data	Subtract immediate data from Acc with borrow	2	2
INC A	Increment Acc	1	2
INC Rn	Increment register	1	3
INC direct	Increment direct byte	2	4
INC @Ri	Increment indirect RAM	1	4
DEC A	Decrement Acc	1	2
DEC Rn	Decrement register	1	3
DEC direct	Decrement direct byte	2	4
DEC @Ri	Decrement indirect RAM	1	4
INC DPTR	Increment DPTR	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	5
DA A	Decimal Adjust Acc	1	4
LOGIC OPERATION	,		
ANL A,Rn	AND register to Acc	1	2
ANL A, direct	AND direct byte to Acc	2	3
ANL A, @Ri	AND indirect RAM to Acc	1	3
ANL A,#data	AND immediate data to Acc	2	2
ANL direct,A	AND Acc to direct byte	2	4
ANL direct,#data	AND immediate data to direct byte	3	4
ORL A,Rn	OR register to Acc	1	2
ORL A,direct	OR direct byte to Acc	2	3
ORL A,@Ri	OR indirect RAM to Acc	1	3
ORL A,#data	OR immediate data to Acc	2	2
ORL direct,A	OR Acc to direct byte	2	4
ORL direct,#data	OR immediate data to direct byte	3	4
XRL A,Rn	Exclusive-OR register to Acc	1	2
XRL A, direct	Exclusive-OR direct byte to Acc	2	3
XRLA,@Ri	Exclusive-OR indirect RAM to Acc	1	3
XRL A,#data	Exclusive-OR immediate data to Acc	2	2
XRL direct,A	Exclusive-OR Acc to direct byte	2	4
XRL direct,#data	Exclusive-OR immediate data to direct byte	3	4
CLR A	Clear Acc	1	1
CPLA	Complement Acc	1	2
RLA	Rotate Acc Left	1	1
RLC A	Rotate Acc Left through the Carry	1	1
RR A	Rotate Acc Right	1	1
RRC A	Rotate Acc Right through the Carry	1	1
SWAP A	Swap nibbles within the Acc	1	1
BOOLEAN VARIABLE	MANIPULATION		
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	4
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	4
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	4
ANL C,bit	AND direct bit to Carry	2	3
ANL C,/bit	AND complement of direct bit to Carry	2	3

ORL C,/bit OR complement of direct bit to Carry 2 MOV C,bit Move direct bit to Carry 2 MOV bit,C Move Carry to direct bit 2 BOOLEAN VARIABLE MANIPULATION JC rel Jump if Carry is set 2 JNC rel Jump if Carry not set 3 JNB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit is set 4 JBC bit,rel Jump if direct bit is set 4 JBC bit,rel Jump if direct bit is set 4 JBC bit,rel Jump if direct bit is set and then clear bit 4 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 3 SJMP rel Short jump 4 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2 DJNZ direct,rel Decrement direct byte and jump if not equal 3	2	3
MOV bit,C Move Carry to direct bit 2 BOOLEAN VARIABLE MANIPULATION JC rel Jump if Carry is set 2 JNC rel Jump if Carry not set 3 JNB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit is set 4 JEC bit,rel Jump if direct bit is set 4 JUMP if direct bit is set 5 JUMP if direct bit is set 8 JUMP if direct bit is set 8 JUMP if direct bit is set and then clear bit 9 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
BOOLEAN VARIABLE MANIPULATION JC rel Jump if Carry is set Jump if Carry not set Jump if direct bit is set Jump if direct bit is set Jump if direct bit not set Jump if direct bit is set and then clear bit PROAGRAM BRACHING ACALL addr11 Absolute subroutine call Long subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 3 SJMP rel Jump if Acc is zero JUZ rel Jump if Acc not zero CJNE A,direct,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal	2	3
JC rel Jump if Carry is set 2 JNC rel Jump if Carry not set 2 JB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit not set 3 JBC bit,rel Jump if direct bit is set and then clear bit 3 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr11 Absolute jump 3 SJMP rel Short jump 3 SJMP rel Short jump 4 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to register and jump if not equal 3 CJNE QRI,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3	2	4
JNC rel Jump if Carry not set 2 JB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit not set 3 JBC bit,rel Jump if direct bit is set and then clear bit 3 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc not zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3		
JB bit,rel Jump if direct bit is set 3 JNB bit,rel Jump if direct bit not set 3 JBC bit,rel Jump if direct bit is set and then clear bit 3 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3	2	3
JNB bit,rel Jump if direct bit not set 3 JBC bit,rel Jump if direct bit is set and then clear bit 3 PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
JBC bit,rel Jump if direct bit is set and then clear bit PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	4
PROAGRAM BRACHING ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	4
ACALL addr11 Absolute subroutine call 2 LCALL addr16 Long subroutine call 3 RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 3	3	5
LCALL addr16 Long subroutine call RET Return from subroutine RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal CJNE A,#data,rel Compare immediate data to Acc and jump if not equal CJNE Rn,#data,rel Compare immediate data to register and jump if not equal CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal		
RET Return from subroutine 1 RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	6
RETI Return from interrupt subroutine 1 AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	6
AJMP addr11 Absolute jump 2 LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	1	4
LJMP addr16 Long jump 3 SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal	1	4
SJMP rel Short jump 2 JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
JMP @A+DPTR Jump indirect relative to DPTR 1 JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	4
JZ rel Jump if Acc is zero 2 JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
JNZ rel Jump if Acc not zero 2 CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	1	3
CJNE A,direct,rel Compare direct byte to Acc and jump if not equal 3 CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
CJNE A,#data,rel Compare immediate data to Acc and jump if not equal 3 CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	2	3
CJNE Rn,#data,rel Compare immediate data to register and jump if not equal 3 CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	5
CJNE @Ri,#data,rel Compare immediate data to indirect RAM and jump if not equal 3 DJNZ Rn,rel Decrement register and jump if not equal 2	3	4
DJNZ Rn,rel Decrement register and jump if not equal 2	3	4
- ,	3	5
DJNZ direct,rel Decrement direct byte and jump if not equal 3	2	4
	3	5
NOP No Operation 1	1	1

Note 1: The cycle time for access of external auxiliary RAM is:


EMAI1 = 0: 5 + 2 x ALE_Stretch + RW_Stretch + 2 x RWSH; (5~20)


EMAI1 = 1: 3 + RW_Stretch + 2 x RWSH; (3~12)

34. Package Dimension

34.1. LQFP-32 (7mm X 7mm) Package dimension

Figure 34-1. LQFP-32 (7mm X 7mm)






Symbols	Dimensions in mm		
	Min.	Max.	
Α		1.6	
A1	0.05	0.15	
A2	1.35	1.45	
c1	0.09	0.16	
D	9.00 BSC		
D1	7.00	BSC	
E	9.00	BSC	
E1	7.00	BSC	
е	0.8	BSC	
b	0.30	0.45	
L	0.45	0.75	
L1	1REF		


34.2. SOP-28 (300mil) Package dimension

Figure 34–2. SOP28 (300mil) Package dimension



34.3. SSOP-20 (150 mil) Package dimension

Figure 34-3. SSOP20 (150 mil) Package dimension



Symbols	Dimensions in mm		
	Min.	Nom.	Max.
Α	1.346	1.62	1.752
A1	0.101	0.152	0.254
A2			1.498
b	0.203		0.304
С	0.177		0.254
D	8.559	8.661	8.737
E	5.791	5.994	6.197
E1	3.81	3.911	3.987
е	0.635 BASIC		
L	0.406	0.635	1.27
L1	1.0414 BASIC		
Θ	0°		8°

35. Revision HistoryTable 35–1. Revision History

Rev	Descriptions	Date
V0.60	Initial version preliminary released	
10.00		
V1.0B	 Fixed minimum input clock frequency to 5MHz. Fixed typo of slope rate in section 32.2 Add description in section 26.3 to clarify the IVR pre-stored data is 12-Bit ADC value. 	2022/05/29
V1.1B	Update IVR24 minimum and maximum and temperature tolerance value	2022/11/15
V1.2B	 Removed QFN32 package Change SSOP28 to SOP28 	2023/01/31
V1.3B	1. Modify IIDLE1 and IIDLE2 spec	2023/06/19

36. Disclaimers

Herein, Megawin stands for "Megawin Technology Co., Ltd."

<u>Life Support</u> — This product is not designed for use in medical, life-saving or life-sustaining applications, or systems where malfunction of this product can reasonably be expected to result in personal injury. Customers using or selling this product for use in such applications do so at their own risk and agree to fully indemnify Megawin for any damages resulting from such improper use or sale.

<u>Right to Make Changes</u> — Megawin reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in mass production, relevant changes will be communicated via an Engineering Change Notification (ECN).