

# Register Document



---

## **MG32F02A132** **MG32F02A072** ***Register Definition*** ***Guide***

***Version 3.92***  
***Date 2022/11/09***

## List of Contents

<b>1. Registers</b>	<b>16</b>
1.1. IO Port Control Registers	16
1.1.1. PA output data register	16
1.1.2. PA input data register	16
1.1.3. PA port set / clear register	17
1.1.4. PA port set and clear register 0	18
1.1.5. PA port set and clear register 1	18
1.1.6. PA port set and clear register 2	19
1.1.7. PA port set and clear register 3	19
1.1.8. PB output data register	20
1.1.9. PB input data register	20
1.1.10. PB port set / clear register	21
1.1.11. PB port set and clear register 0	22
1.1.12. PB port set and clear register 1	22
1.1.13. PB port set and clear register 2	23
1.1.14. PB port set and clear register 3	23
1.1.15. PC output data register	24
1.1.16. PC input data register	25
1.1.17. PC port set / clear register	25
1.1.18. PC port set and clear register 0	26
1.1.19. PC port set and clear register 1	26
1.1.20. PC port set and clear register 2	27
1.1.21. PC port set and clear register 3	28
1.1.22. PD output data register	28
1.1.23. PD input data register	29
1.1.24. PD port set / clear register	29
1.1.25. PD port set and clear register 0	30
1.1.26. PD port set and clear register 1	31
1.1.27. PD port set and clear register 2	31
1.1.28. PD port set and clear register 3	32
1.1.29. PE output data register	32
1.1.30. PE input data register	33
1.1.31. PE port set / clear register	33
1.1.32. PE port set and clear register 0	34
1.1.33. PE port set and clear register 2	35
1.1.34. PE port set and clear register 3	35
1.1.35. IOP Register Map	37
1.2. Port A Configure Registers	41
1.2.1. PA0 IO control register	41
1.2.2. PA1 IO control register	41
1.2.3. PA2 IO control register	42
1.2.4. PA3 IO control register	43
1.2.5. PA4 IO control register	44
1.2.6. PA5 IO control register	45

1.2.7. PA6 IO control register.....	46
1.2.8. PA7 IO control register.....	47
1.2.9. PA8 IO control register.....	48
1.2.10. PA9 IO control register.....	49
1.2.11. PA10 IO control register.....	50
1.2.12. PA11 IO control register.....	50
1.2.13. PA12 IO control register.....	51
1.2.14. PA13 IO control register.....	52
1.2.15. PA14 IO control register.....	53
1.2.16. PA15 IO control register.....	54
1.2.17. PA port input filter control register.....	55
1.2.18. PA Register Map.....	56
1.3. Port B Configure Registers.....	58
1.3.1. PB0 IO control register.....	58
1.3.2. PB1 IO control register.....	58
1.3.3. PB2 IO control register.....	59
1.3.4. PB3 IO control register.....	60
1.3.5. PB4 IO control register.....	61
1.3.6. PB5 IO control register.....	62
1.3.7. PB6 IO control register.....	63
1.3.8. PB7 IO control register.....	64
1.3.9. PB8 IO control register.....	65
1.3.10. PB9 IO control register.....	65
1.3.11. PB10 IO control register.....	66
1.3.12. PB11 IO control register.....	67
1.3.13. PB12 IO control register.....	68
1.3.14. PB13 IO control register.....	69
1.3.15. PB14 IO control register.....	70
1.3.16. PB15 IO control register.....	71
1.3.17. PB port input filter control register.....	72
1.3.18. PB Register Map.....	73
1.4. Port C Configure Registers.....	75
1.4.1. PC0 IO control register.....	75
1.4.2. PC1 IO control register.....	76
1.4.3. PC2 IO control register.....	76
1.4.4. PC3 IO control register.....	77
1.4.5. PC4 IO control register.....	78
1.4.6. PC5 IO control register.....	79
1.4.7. PC6 IO control register.....	80
1.4.8. PC7 IO control register.....	81
1.4.9. PC8 IO control register.....	82
1.4.10. PC9 IO control register.....	83
1.4.11. PC10 IO control register.....	84
1.4.12. PC11 IO control register.....	85
1.4.13. PC12 IO control register.....	86
1.4.14. PC13 IO control register.....	87

1.4.15. PC14 IO control register.....	87
1.4.16. PC port input filter control register.....	88
1.4.17. PC Register Map.....	90
1.5. Port D Configure Registers .....	92
1.5.1. PD0 IO control register.....	92
1.5.2. PD1 IO control register.....	92
1.5.3. PD2 IO control register.....	93
1.5.4. PD3 IO control register.....	94
1.5.5. PD4 IO control register.....	95
1.5.6. PD5 IO control register.....	96
1.5.7. PD6 IO control register.....	97
1.5.8. PD7 IO control register.....	98
1.5.9. PD8 IO control register.....	99
1.5.10. PD9 IO control register.....	100
1.5.11. PD10 IO control register.....	100
1.5.12. PD11 IO control register.....	101
1.5.13. PD12 IO control register.....	102
1.5.14. PD13 IO control register.....	103
1.5.15. PD14 IO control register.....	104
1.5.16. PD15 IO control register.....	105
1.5.17. PD port input filter control register.....	106
1.5.18. PD Register Map.....	107
1.6. Port E Configure Registers.....	109
1.6.1. PE0 IO control register.....	109
1.6.2. PE1 IO control register.....	109
1.6.3. PE2 IO control register.....	110
1.6.4. PE3 IO control register.....	111
1.6.5. PE8 IO control register.....	112
1.6.6. PE9 IO control register.....	113
1.6.7. PE12 IO control register.....	114
1.6.8. PE13 IO control register.....	115
1.6.9. PE14 IO control register.....	116
1.6.10. PE15 IO control register.....	116
1.6.11. PE port input filter control register.....	117
1.6.12. PE Register Map.....	119
1.7. GPL Control Registers .....	121
1.7.1. GPL status register .....	121
1.7.2. GPL control register 0 .....	121
1.7.3. GPL control register 1 .....	122
1.7.4. GPL data input register .....	122
1.7.5. GPL data output register.....	123
1.7.6. GPL CRC initial register.....	123
1.7.7. GPL Register Map .....	124
1.8. DMA Control Registers.....	125
1.8.1. DMA status register .....	125
1.8.2. DMA interrupt enable register .....	126

1.8.3. DMA global control register 0.....	126
1.8.4. DMA channel-0 control register 0.....	127
1.8.5. DMA channel-0 control register 1.....	129
1.8.6. DMA channel-0 control register 1.....	129
1.8.7. DMA channel-0 control register 1.....	130
1.8.8. DMA channel-0 source start address register .....	130
1.8.9. DMA channel-0 source current address register .....	130
1.8.10. DMA channel-0 destination start address register .....	131
1.8.11. DMA channel-0 destination current address register .....	131
1.8.12. DMA channel-1 control register 0.....	131
1.8.13. DMA channel-1 control register 1.....	133
1.8.14. DMA channel-1 control register 1.....	134
1.8.15. DMA channel-1 control register 1.....	134
1.8.16. DMA channel-1 source start address register .....	135
1.8.17. DMA channel-1 source current address register .....	135
1.8.18. DMA channel-1 destination start address register .....	135
1.8.19. DMA channel-1 destination current address register .....	136
1.8.20. DMA channel-2 control register 0.....	136
1.8.21. DMA channel-2 control register 1.....	137
1.8.22. DMA channel-2 control register 1.....	138
1.8.23. DMA channel-2 control register 1.....	139
1.8.24. DMA channel-2 source start address register .....	139
1.8.25. DMA channel-2 source current address register .....	139
1.8.26. DMA channel-2 destination start address register .....	140
1.8.27. DMA channel-2 destination current address register .....	140
1.8.28. DMA Register Map.....	141
1.9. Reset Control Registers .....	145
1.9.1. RST Reset status register .....	145
1.9.2. RST write protected Key register .....	146
1.9.3. RST control register 0 .....	147
1.9.4. RST Cold reset enable register.....	148
1.9.5. RST Warm reset enable register.....	149
1.9.6. RST AHB reset register.....	151
1.9.7. RST APB reset register 0.....	151
1.9.8. RST APB reset register 1.....	152
1.9.9. RST Register Map .....	154
1.10. Clock Control Registers.....	155
1.10.1. CSC status register .....	155
1.10.2. CSC interrupt enable register.....	155
1.10.3. CSC OSC and PLL control register.....	156
1.10.4. CSC write protected Key register .....	156
1.10.5. CSC clock source control register 0.....	157
1.10.6. CSC clock divider register .....	158
1.10.7. CSC internal clock output control register .....	159
1.10.8. CSC AHB clock control register .....	159
1.10.9. CSC APB clock control register 0 .....	160

1.10.10. CSC APB clock control register 1 .....	161
1.10.11. CSC SLEEP mode clock enable register 0 .....	162
1.10.12. CSC SLEEP mode clock enable register 1 .....	163
1.10.13. CSC STOP mode clock enable register 0 .....	164
1.10.14. CSC clock source select register 0 .....	164
1.10.15. CSC clock source select register 1 .....	165
1.10.16. CSC clock source select register 2 .....	166
1.10.17. CSC Register Map .....	167
1.11. Power Control Registers .....	169
1.11.1. PW status register .....	169
1.11.2. PW interrupt enable register .....	170
1.11.3. PW write protected Key register .....	170
1.11.4. PW control register 0 .....	170
1.11.5. PW control register 1 .....	172
1.11.6. PW STOP mode wakeup control register 0 .....	173
1.11.7. PW STOP mode wakeup control register 1 .....	173
1.11.8. PW Register Map .....	175
1.12. System Control Registers .....	176
1.12.1. SYS interrupt enable register .....	176
1.12.2. SYS chip manufacture identification code .....	176
1.12.3. SYS System control register 0 .....	176
1.12.4. SYS Register Map .....	178
1.13. Memory Control Registers .....	179
1.13.1. MEM status register .....	179
1.13.2. MEM interrupt enable register .....	179
1.13.3. MEM write protected key register .....	180
1.13.4. MEM control register 0 .....	181
1.13.5. MEM control register 1 .....	182
1.13.6. MEM Flash memory protected key register .....	183
1.13.7. MEM Flash memory IAP size register .....	183
1.13.8. MEM Register Map .....	185
1.14. Ext Memory Bus Registers .....	186
1.14.1. EMB status register .....	186
1.14.2. EMB interrupt enable register .....	186
1.14.3. EMB clock source register .....	187
1.14.4. EMB control register 0 .....	187
1.14.5. EMB control register 1 .....	188
1.14.6. EMB control register 2 .....	190
1.14.7. EMB Register Map .....	191
1.15. Hardware Configure Registers .....	192
1.15.1. CFG write protected Key register .....	192
1.15.2. CFG option byte register 00 .....	192
1.15.3. CFG option byte register 01 .....	193
1.15.4. CFG option byte register 02 .....	193
1.15.5. CFG option byte register 03 .....	194
1.15.6. CFG option byte register 05 .....	195

1.15.7. CFG option byte register 15 .....	195
1.15.8. CFG Register Map .....	197
1.16. EXIC Interrupt Registers .....	198
1.16.1. EXIC interrupt status register .....	198
1.16.2. EXIC interrupt enable register .....	198
1.16.3. EXIC control register 0 .....	199
1.16.4. EXIC PA input interrupt pending flag register .....	200
1.16.5. EXIC PA Pad input trigger select register .....	201
1.16.6. EXIC PA AOI Mask register .....	203
1.16.7. EXIC PB input interrupt pending flag register .....	205
1.16.8. EXIC PB Pad input trigger select register .....	206
1.16.9. EXIC PB AOI Mask register .....	207
1.16.10. EXIC PC input interrupt pending flag register .....	209
1.16.11. EXIC PC Pad input trigger select register .....	210
1.16.12. EXIC PC AOI Mask register .....	212
1.16.13. EXIC PD input interrupt pending flag register .....	214
1.16.14. EXIC PD Pad input trigger select register .....	215
1.16.15. EXIC PD AOI Mask register .....	216
1.16.16. EXIC Interrupt source identity register 0 .....	218
1.16.17. EXIC interrupt source identity register 1 .....	219
1.16.18. EXIC interrupt source identity register 2 .....	219
1.16.19. EXIC interrupt source identity register 3 .....	220
1.16.20. EXIC interrupt source identity register 4 .....	221
1.16.21. EXIC interrupt source identity register 5 .....	221
1.16.22. EXIC interrupt source identity register 6 .....	222
1.16.23. EXIC interrupt source identity register 7 .....	222
1.16.24. EXIC Register Map .....	224
1.17. I2C0 Control Registers .....	227
1.17.1. I2C0 status register .....	227
1.17.2. I2C0 interrupt enable register .....	229
1.17.3. I2C0 clock source register .....	230
1.17.4. I2C0 slave mode slave address code register .....	230
1.17.5. I2C0 control register 0 .....	231
1.17.6. I2C0 control register 1 .....	232
1.17.7. I2C0 control register 2 .....	232
1.17.8. I2C0 slave address detect register .....	234
1.17.9. I2C0 timeout control register .....	234
1.17.10. I2C0 status register 2 .....	235
1.17.11. I2C0 data shift buffer register .....	235
1.17.12. I2C0 data register .....	236
1.17.13. I2C0 Register Map .....	237
1.18. I2C1 Control Registers .....	239
1.18.1. I2C1 status register .....	239
1.18.2. I2C1 interrupt enable register .....	241
1.18.3. I2C1 clock source register .....	242
1.18.4. I2C1 slave mode slave address code register .....	242

1.18.5. I2C1 control register 0 .....	243
1.18.6. I2C1 control register 1 .....	244
1.18.7. I2C1 control register 2 .....	244
1.18.8. I2C1 slave address detect register .....	246
1.18.9. I2C1 timeout control register .....	246
1.18.10. I2C1 status register 2 .....	247
1.18.11. I2C1 data shift buffer register .....	247
1.18.12. I2C1 data register .....	248
1.18.13. I2C1 Register Map .....	249
1.19. URT0 Control Registers .....	251
1.19.1. URT0 status register 1 .....	251
1.19.2. URT0 interrupt enable register .....	253
1.19.3. URT0 clock source register .....	255
1.19.4. URT0 status register 2 .....	256
1.19.5. URT0 control register 0 .....	257
1.19.6. URT0 control register 1 .....	259
1.19.7. URT0 control register 2 .....	260
1.19.8. URT0 control register 3 .....	261
1.19.9. URT0 control register 4 .....	262
1.19.10. URT0 baud-rate clock counter reload register .....	263
1.19.11. URT0 baud-rate clock counter register .....	264
1.19.12. URT0 RX data capture register .....	264
1.19.13. URT0 RX data register .....	264
1.19.14. URT0 TX data register .....	265
1.19.15. URT0 TX data 3-byte register .....	265
1.19.16. URT0 data shift buffer register .....	265
1.19.17. URT0 timeout control register .....	266
1.19.18. URT0 timeout control register 2 .....	267
1.19.19. URT0 SmartCard control register .....	268
1.19.20. URT0 slave address detect register .....	268
1.19.21. URT0 calibration control register .....	269
1.19.22. URT0 IrDA control register .....	270
1.19.23. URT0 hardware flow control register .....	270
1.19.24. URT0 mute control register .....	271
1.19.25. URT0 Register Map .....	273
1.20. URT1 Control Registers .....	276
1.20.1. URT1 status register 1 .....	276
1.20.2. URT1 interrupt enable register .....	278
1.20.3. URT1 clock source register .....	280
1.20.4. URT1 status register 2 .....	281
1.20.5. URT1 control register 0 .....	282
1.20.6. URT1 control register 1 .....	284
1.20.7. URT1 control register 2 .....	285
1.20.8. URT1 control register 3 .....	286
1.20.9. URT1 control register 4 .....	287
1.20.10. URT1 baud-rate clock counter reload register .....	288



1.20.11.	URT1 baud-rate clock counter register .....	288
1.20.12.	URT1 RX data capture register .....	289
1.20.13.	URT1 RX data register .....	289
1.20.14.	URT1 TX data register .....	290
1.20.15.	URT1 TX data 3-byte register .....	290
1.20.16.	URT1 data shift buffer register .....	290
1.20.17.	URT1 timeout control register .....	291
1.20.18.	URT1 timeout control register 2 .....	292
1.20.19.	URT1 SmartCard control register.....	292
1.20.20.	URT1 slave address detect register .....	293
1.20.21.	URT1 calibration control register.....	294
1.20.22.	URT1 IrDA control register.....	295
1.20.23.	URT1 hardware flow control register.....	295
1.20.24.	URT1 mute control register .....	296
1.20.25.	URT1 Register Map .....	298
1.21.	URT2 Control Registers .....	301
1.21.1.	URT2 status register 1 .....	301
1.21.2.	URT2 interrupt enable register .....	303
1.21.3.	URT2 clock source register .....	305
1.21.4.	URT2 status register 2 .....	306
1.21.5.	URT2 control register 0 .....	307
1.21.6.	URT2 control register 1 .....	309
1.21.7.	URT2 control register 2 .....	310
1.21.8.	URT2 control register 3 .....	311
1.21.9.	UART control register 4 .....	312
1.21.10.	URT2 baud-rate clock counter reload register .....	313
1.21.11.	URT2 baud-rate clock counter register .....	313
1.21.12.	URT2 RX data capture register .....	314
1.21.13.	URT2 RX data register .....	314
1.21.14.	URT2 TX data register .....	315
1.21.15.	URT2 TX data 3-byte register .....	315
1.21.16.	URT2 data shift buffer register .....	315
1.21.17.	URT2 timeout control register .....	316
1.21.18.	URT2 timeout control register 2 .....	317
1.21.19.	URT2 SmartCard control register.....	317
1.21.20.	URT2 slave address detect register .....	318
1.21.21.	URT2 calibration control register.....	319
1.21.22.	URT2 IrDA control register.....	320
1.21.23.	URT2 hardware flow control register.....	320
1.21.24.	URT2 mute control register .....	321
1.21.25.	URT2 Register Map .....	323
1.22.	URT3 Control Registers .....	326
1.22.1.	URT3 status register 1 .....	326
1.22.2.	URT3 interrupt enable register .....	328
1.22.3.	URT3 clock source register .....	330
1.22.4.	URT3 status register 2 .....	331

1.22.5. URT3 control register 0 .....	332
1.22.6. URT3 control register 1 .....	334
1.22.7. URT3 control register 2 .....	335
1.22.8. URT3 control register 3 .....	336
1.22.9. URT3 control register 4 .....	337
1.22.10. URT3 baud-rate clock counter reload register .....	338
1.22.11. URT3 baud-rate clock counter register .....	338
1.22.12. URT3 RX data capture register .....	339
1.22.13. URT3 RX data register .....	339
1.22.14. URT3 TX data register .....	340
1.22.15. URT3 TX data 3-byte register .....	340
1.22.16. URT3 data shift buffer register .....	340
1.22.17. URT3 timeout control register .....	341
1.22.18. URT3 timeout control register 2 .....	342
1.22.19. URT3 SmartCard control register .....	342
1.22.20. URT3 slave address detect register .....	343
1.22.21. URT3 calibration control register .....	344
1.22.22. URT3 IrDA control register .....	345
1.22.23. URT3 hardware flow control register .....	345
1.22.24. URT3 mute control register .....	346
1.22.25. URT3 Register Map .....	348
1.23. SPI0 Control Registers .....	351
1.23.1. SPI0 status register .....	351
1.23.2. SPI0 interrupt enable register .....	352
1.23.3. SPI0 clock source register .....	353
1.23.4. SPI0 control register 0 .....	354
1.23.5. SPI0 control register 1 .....	355
1.23.6. SPI0 control register 2 .....	356
1.23.7. SPI0 data receive register .....	357
1.23.8. SPI0 data transmit register .....	357
1.23.9. SPI0 TX data 3-byte register .....	358
1.23.10. SPI0 Register Map .....	359
1.24. Timer00 Control Registers .....	361
1.24.1. TM00 Timer status register .....	361
1.24.2. TM00 Timer interrupt enable register .....	361
1.24.3. TM00 Timer clock source register .....	362
1.24.4. TM00 Timer trigger control register .....	362
1.24.5. TM00 Timer control register 0 .....	364
1.24.6. TM00 Timer CKO control register .....	365
1.24.7. TM00 Timer main counter register .....	366
1.24.8. TM00 Timer main counter auto-reload value register .....	366
1.24.9. TM00 Timer prescaler register .....	366
1.24.10. TM00 Timer prescaler auto-reload register .....	367
1.24.11. TM00 Register Map .....	368
1.25. Timer01 Control Registers .....	370
1.25.1. TM01 Timer status register .....	370

1.25.2. TM01 Timer interrupt enable register .....	370
1.25.3. TM01 Timer clock source register .....	371
1.25.4. TM01 Timer trigger control register .....	371
1.25.5. TM01 Timer control register 0 .....	373
1.25.6. TM01 Timer CKO control register .....	374
1.25.7. TM01 Timer main counter register .....	375
1.25.8. TM01 Timer main counter auto-reload value register .....	375
1.25.9. TM01 Timer prescaler register .....	375
1.25.10. TM01 Timer prescaler auto-reload register .....	376
1.25.11. TM01 Register Map .....	377
1.26. Timer10 Control Registers .....	379
1.26.1. TM10 Timer status register .....	379
1.26.2. TM10 Timer interrupt enable register .....	379
1.26.3. TM10 Timer clock source register .....	380
1.26.4. TM10 Timer trigger control register .....	380
1.26.5. TM10 Timer control register 0 .....	382
1.26.6. TM10 Timer CKO control register .....	383
1.26.7. TM10 Timer main counter register .....	384
1.26.8. TM10 Timer main counter auto-reload value register .....	384
1.26.9. TM10 Timer prescaler register .....	384
1.26.10. TM10 Timer prescaler auto-reload register .....	385
1.26.11. TM10 Register Map .....	386
1.27. Timer16 Control Registers .....	388
1.27.1. TM16 Timer status register .....	388
1.27.2. TM16 Timer interrupt enable register .....	388
1.27.3. TM16 Timer clock source register .....	389
1.27.4. TM16 Timer trigger control register .....	390
1.27.5. TM16 Timer control register 0 .....	391
1.27.6. TM16 Timer CKO control register .....	392
1.27.7. TM16 Timer main counter register .....	393
1.27.8. TM16 Timer main counter auto-reload value register .....	393
1.27.9. TM16 Timer prescaler register .....	393
1.27.10. TM16 Timer prescaler auto-reload register .....	394
1.27.11. TM16 Register Map .....	395
1.28. Timer20 Control Registers .....	397
1.28.1. TM20 Timer status register .....	397
1.28.2. TM20 Timer interrupt enable register .....	398
1.28.3. TM20 Timer clock source register .....	398
1.28.4. TM20 Timer trigger control register .....	399
1.28.5. TM20 Timer control register 0 .....	401
1.28.6. TM20 Timer control register 1 .....	402
1.28.7. TM20 Timer CKO control register .....	403
1.28.8. TM20 Timer main counter register .....	403
1.28.9. TM20 Timer main counter auto-reload value register .....	404
1.28.10. TM20 Timer prescaler register .....	404
1.28.11. TM20 Timer prescaler auto-reload register .....	404

1.28.12.	TM20 Timer capture and compare mode select register .....	405
1.28.13.	TM20 Timer input capture control register .....	405
1.28.14.	TM20 Timer output compare state register .....	406
1.28.15.	TM20 Timer output compare control register 0 .....	407
1.28.16.	TM20 Timer output compare control register 1 .....	408
1.28.17.	TM20 Timer PWM and DTG control register .....	409
1.28.18.	TM20 Timer stop control register .....	410
1.28.19.	TM20 Timer capture and compare register 0A.....	410
1.28.20.	TM20 Timer capture and compare register 0B.....	411
1.28.21.	TM20 Timer capture and compare register 1A.....	411
1.28.22.	TM20 Timer capture and compare register 1B.....	412
1.28.23.	TM20 Register Map.....	413
1.29.	Timer26 Control Registers.....	416
1.29.1.	TM26 Timer status register .....	416
1.29.2.	TM26 Timer interrupt enable register .....	417
1.29.3.	TM26 Timer clock source register .....	418
1.29.4.	TM26 Timer trigger control register .....	419
1.29.5.	TM26 Timer control register 0 .....	421
1.29.6.	TM26 Timer control register 1 .....	422
1.29.7.	TM26 Timer CKO control register .....	423
1.29.8.	TM26 Timer main counter register .....	423
1.29.9.	TM26 Timer main counter auto-reload value register .....	423
1.29.10.	TM26 Timer prescaler register .....	424
1.29.11.	TM26 Timer prescaler auto-reload register .....	424
1.29.12.	TM26 Timer capture and compare mode select register .....	424
1.29.13.	TM26 Timer input capture control register .....	425
1.29.14.	TM26 Timer output compare state register .....	426
1.29.15.	TM26 Timer output compare control register 0 .....	427
1.29.16.	TM26 Timer output compare control register 1 .....	428
1.29.17.	TM26 Timer PWM and DTG control register .....	429
1.29.18.	TM26 Timer stop control register .....	430
1.29.19.	TM26 Timer capture and compare register 0A.....	430
1.29.20.	TM26 Timer capture and compare register 0B.....	431
1.29.21.	TM26 Timer capture and compare register 1A.....	431
1.29.22.	TM26 Timer capture and compare register 1B.....	432
1.29.23.	TM26 Register Map.....	433
1.30.	Timer36 Control Registers.....	436
1.30.1.	TM36 Timer status register .....	436
1.30.2.	TM36 Timer interrupt enable register .....	437
1.30.3.	TM36 Timer clock source register .....	439
1.30.4.	TM36 Timer trigger control register .....	439
1.30.5.	TM36 Timer control register 0 .....	441
1.30.6.	TM36 Timer control register 1 .....	442
1.30.7.	TM36 Timer CKO control register .....	444
1.30.8.	TM36 Timer main counter register .....	444
1.30.9.	TM36 Timer main counter auto-reload value register .....	444

1.30.10.	TM36 Timer prescaler register .....	445
1.30.11.	TM36 Timer prescaler auto-reload register .....	445
1.30.12.	TM36 Timer capture and compare mode select register .....	445
1.30.13.	TM36 Timer input capture control register .....	447
1.30.14.	TM36 Timer output compare state register .....	448
1.30.15.	TM36 Timer output compare control register 0 .....	450
1.30.16.	TM36 Timer output compare control register 1 .....	451
1.30.17.	TM36 Timer PWM and DTG control register .....	452
1.30.18.	TM36 Timer break and stop control register .....	453
1.30.19.	TM36 Timer capture and compare register 0A.....	455
1.30.20.	TM36 Timer capture and compare register 0B.....	455
1.30.21.	TM36 Timer capture and compare register 1A.....	456
1.30.22.	TM36 Timer capture and compare register 1B.....	456
1.30.23.	TM36 Timer capture and compare register 2A.....	456
1.30.24.	TM36 Timer capture and compare register 2B.....	457
1.30.25.	TM36 Timer capture and compare register 3A.....	457
1.30.26.	TM36 Timer capture and compare register 3B.....	457
1.30.27.	TM36 Register Map.....	459
1.31.	ADC0 Control Registers .....	462
1.31.1.	ADC0 status register .....	462
1.31.2.	ADC0 interrupt enable register.....	463
1.31.3.	ADC0 clock source register.....	464
1.31.4.	ADC0 window detect threshold register .....	465
1.31.5.	ADC0 control register 0.....	465
1.31.6.	ADC0 control register 1.....	466
1.31.7.	ADC0 channel mask register .....	467
1.31.8.	ADC0 start conversion register .....	469
1.31.9.	ADC0 analog control register .....	470
1.31.10.	ADC0 calibration control register .....	470
1.31.11.	ADC0 gain control register .....	471
1.31.12.	ADC0 accumulator sum result register 0.....	471
1.31.13.	ADC0 accumulator sum result register 1.....	472
1.31.14.	ADC0 accumulator sum result register 2.....	472
1.31.15.	ADC0 Temperature Sensor calibration register .....	473
1.31.16.	ADC0 conversion data register 0 .....	473
1.31.17.	ADC0 Register Map .....	475
1.32.	Analog Comparator Registers .....	477
1.32.1.	CMP Analog comparator status register .....	477
1.32.2.	CMP Analog comparator interrupt enable register .....	478
1.32.3.	CMP Analog comparator analog control register .....	479
1.32.4.	CMP Analog comparator-0 control register .....	479
1.32.5.	CMP Analog comparator-1 control register .....	480
1.32.6.	CMP Analog comparator-2 control register .....	481
1.32.7.	CMP Analog comparator-3 control register .....	482
1.32.8.	CMP Register Map.....	484
1.33.	DAC Control Registers .....	485

1.33.1. DAC status register .....	485
1.33.2. DAC interrupt enable register.....	485
1.33.3. DAC control register 0.....	486
1.33.4. DAC conversion data register 0 .....	487
1.33.5. DAC conversion output register 0 .....	487
1.33.6. DAC Register Map .....	488
1.34. IWDTC Control Registers .....	489
1.34.1. IWDTC status register .....	489
1.34.2. IWDTC interrupt enable register .....	489
1.34.3. IWDTC clock source register .....	490
1.34.4. IWDTC write protected Key register .....	490
1.34.5. IWDTC control register 0 .....	491
1.34.6. IWDTC counter register .....	491
1.34.7. IWDTC Register Map.....	493
1.35. WWDC Control Registers .....	494
1.35.1. WWDC status register .....	494
1.35.2. WWDC interrupt enable register.....	494
1.35.3. WWDC clock source register.....	495
1.35.4. WWDC write protected Key register.....	495
1.35.5. WWDC control register 0.....	496
1.35.6. WWDC counter register.....	496
1.35.7. WWDC reload register.....	497
1.35.8. WWDC window compare register.....	497
1.35.9. WWDC warning compare register .....	497
1.35.10. WWDC Register Map .....	498
1.36. RTC Control Registers .....	500
1.36.1. RTC status register .....	500
1.36.2. RTC interrupt enable register.....	500
1.36.3. RTC clock source register.....	501
1.36.4. RTC write protected Key register .....	502
1.36.5. RTC control register 0 .....	502
1.36.6. RTC control register 1 .....	503
1.36.7. RTC reload register.....	504
1.36.8. RTC alarm compare register .....	504
1.36.9. RTC capture register.....	504
1.36.10. RTC Register Map .....	506
1.37. APB Control Registers .....	508
1.37.1. APB status register .....	508
1.37.2. APB interrupt enable register.....	508
1.37.3. APB global control register 0.....	509
1.37.4. APB global control register 1.....	509
1.37.5. APB global control register 2.....	510
1.37.6. APB OBM1 control register-0.....	511
1.37.7. APB OBM1 control register-1 .....	513
1.37.8. APB Register Map .....	515
1.38. CPU PPB SCS Registers .....	516

1.38.1. CPU SysTick Control and Status Register .....	516
1.38.2. CPU SysTick Reload Value Register .....	516
1.38.3. CPU SysTick Current Value Register .....	516
1.38.4. CPU SysTick Calibration Value Register .....	517
1.38.5. CPU Interrupt Set-enable Register .....	517
1.38.6. CPU Interrupt Clear-enable Register .....	518
1.38.7. CPU Interrupt Set-pending Register .....	518
1.38.8. CPU Interrupt Clear-pending Register .....	518
1.38.9. CPU Interrupt Priority Registers 0 .....	519
1.38.10. CPU Interrupt Priority Registers 1 .....	519
1.38.11. CPU Interrupt Priority Registers 2 .....	520
1.38.12. CPU Interrupt Priority Registers 3 .....	520
1.38.13. CPU Interrupt Priority Registers 4 .....	521
1.38.14. CPU Interrupt Priority Registers 5 .....	521
1.38.15. CPU Interrupt Priority Registers 6 .....	521
1.38.16. CPU Interrupt Priority Registers 7 .....	522
1.38.17. CPU ID Register.....	522
1.38.18. CPU Interrupt Control and State Register .....	523
1.38.19. CPU Application Interrupt and Reset Control Register.....	524
1.38.20. CPU System Control Register.....	524
1.38.21. CPU Configuration and Control Register .....	525
1.38.22. CPU System Handler Priority Register 2.....	526
1.38.23. CPU System Handler Priority Register 3.....	526
1.38.24. CPU Register Map .....	527
<b>2. Revision History .....</b>	<b>530</b>
<b>3. List of abbreviations for registers .....</b>	<b>532</b>

# 1. Registers

## 1.1. IO Port Control Registers

<b>IO Port Control</b>	<b>(IOP) General Purpose IO Port Control</b>
Base Address :	<b>0x41000000</b>

### 1.1.1. PA output data register

PA_OUT	PA output data register		
Offset Address :	0x00	Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_OUT15	PA_OUT14	PA_OUT13	PA_OUT12	PA_OUT11	PA_OUT10	PA_OUT9	PA_OUT8
7	6	5	4	3	2	1	0
PA_OUT7	PA_OUT6	PA_OUT5	PA_OUT4	PA_OUT3	PA_OUT2	PA_OUT1	PA_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PA_OUT15	IO pin PA15 output data bit.	0x01
14	rw	PA_OUT14	IO pin PA14 output data bit.	0x01
13	rw	PA_OUT13	IO pin PA13 output data bit.	0x01
12	rw	PA_OUT12	IO pin PA12 output data bit.	0x01
11	rw	PA_OUT11	IO pin PA11 output data bit.	0x01
10	rw	PA_OUT10	IO pin PA10 output data bit.	0x01
9	rw	PA_OUT9	IO pin PA9 output data bit.	0x01
8	rw	PA_OUT8	IO pin PA8 output data bit.	0x01
7	rw	PA_OUT7	IO pin PA7 output data bit.	0x01
6	rw	PA_OUT6	IO pin PA6 output data bit.	0x01
5	rw	PA_OUT5	IO pin PA5 output data bit.	0x01
4	rw	PA_OUT4	IO pin PA4 output data bit.	0x01
3	rw	PA_OUT3	IO pin PA3 output data bit.	0x01
2	rw	PA_OUT2	IO pin PA2 output data bit.	0x01
1	rw	PA_OUT1	IO pin PA1 output data bit.	0x01
0	rw	PA_OUT0	IO pin PA0 output data bit.	0x01

### 1.1.2. PA input data register

PA_IN	PA input data register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_IN15	PA_IN14	PA_IN13	PA_IN12	PA_IN11	PA_IN10	PA_IN9	PA_IN8
7	6	5	4	3	2	1	0
PA_IN7	PA_IN6	PA_IN5	PA_IN4	PA_IN3	PA_IN2	PA_IN1	PA_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PA_IN15	IO pin PA15 input pin status.	0x00
14	r	PA_IN14	IO pin PA14 input pin status.	0x00
13	r	PA_IN13	IO pin PA13 input pin status.	0x00
12	r	PA_IN12	IO pin PA12 input pin status.	0x00



11	r	PA_IN11	IO pin PA11 input pin status.	0x00
10	r	PA_IN10	IO pin PA10 input pin status.	0x00
9	r	PA_IN9	IO pin PA9 input pin status.	0x00
8	r	PA_IN8	IO pin PA8 input pin status.	0x00
7	r	PA_IN7	IO pin PA7 input pin status.	0x00
6	r	PA_IN6	IO pin PA6 input pin status.	0x00
5	r	PA_IN5	IO pin PA5 input pin status.	0x00
4	r	PA_IN4	IO pin PA4 input pin status.	0x00
3	r	PA_IN3	IO pin PA3 input pin status.	0x00
2	r	PA_IN2	IO pin PA2 input pin status.	0x00
1	r	PA_IN1	IO pin PA1 input pin status.	0x00
0	r	PA_IN0	IO pin PA0 input pin status.	0x00

### 1.1.3. PA port set / clear register

PA_SC	PA port set / clear register		
Offset Address :	0x08	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PA_CLR15	PA_CLR14	PA_CLR13	PA_CLR12	PA_CLR11	PA_CLR10	PA_CLR9	PA_CLR8
23	22	21	20	19	18	17	16
PA_CLR7	PA_CLR6	PA_CLR5	PA_CLR4	PA_CLR3	PA_CLR2	PA_CLR1	PA_CLR0
15	14	13	12	11	10	9	8
PA_SET15	PA_SET14	PA_SET13	PA_SET12	PA_SET11	PA_SET10	PA_SET9	PA_SET8
7	6	5	4	3	2	1	0
PA_SET7	PA_SET6	PA_SET5	PA_SET4	PA_SET3	PA_SET2	PA_SET1	PA_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PA_CLR15	IO pin PA15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PA_CLR14	IO pin PA14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PA_CLR13	IO pin PA13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PA_CLR12	IO pin PA12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PA_CLR11	IO pin PA11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PA_CLR10	IO pin PA10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PA_CLR9	IO pin PA9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PA_CLR8	IO pin PA8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PA_CLR7	IO pin PA7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PA_CLR6	IO pin PA6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PA_CLR5	IO pin PA5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	PA_CLR4	IO pin PA4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	PA_CLR3	IO pin PA3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PA_CLR2	IO pin PA2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PA_CLR1	IO pin PA1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PA_CLR0	IO pin PA0 clear data bit. This bit is no effect for writing 0. When the related PA_SETn bit and PA_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PA_SET15	IO pin PA15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PA_SET14	IO pin PA14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PA_SET13	IO pin PA13 set data bit. This bit is no effect for writing 0.	0x00
12	w	PA_SET12	IO pin PA12 set data bit. This bit is no effect for writing 0.	0x00
11	w	PA_SET11	IO pin PA11 set data bit. This bit is no effect for writing 0.	0x00
10	w	PA_SET10	IO pin PA10 set data bit. This bit is no effect for writing 0.	0x00
9	w	PA_SET9	IO pin PA9 set data bit. This bit is no effect for writing 0.	0x00
8	w	PA_SET8	IO pin PA8 set data bit. This bit is no effect for writing 0.	0x00
7	w	PA_SET7	IO pin PA7 set data bit. This bit is no effect for writing 0.	0x00
6	w	PA_SET6	IO pin PA6 set data bit. This bit is no effect for writing 0.	0x00
5	w	PA_SET5	IO pin PA5 set data bit. This bit is no effect for writing 0.	0x00
4	w	PA_SET4	IO pin PA4 set data bit. This bit is no effect for writing 0.	0x00
3	w	PA_SET3	IO pin PA3 set data bit. This bit is no effect for writing 0.	0x00

2	w	<b>PA_SET2</b>	IO pin PA2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PA_SET1</b>	IO pin PA1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PA_SET0</b>	IO pin PA0 set data bit. This bit is no effect for writing 0. When the related PA_SETn bit and PA_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

#### 1.1.4. PA port set and clear register 0

<b>PA_SCR0</b>	<b>PA port set and clear register 0</b>
Offset Address :	<b>0x10</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PA_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PA_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PA_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PA_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PA_SC3</b>	GPIO Port set or clear bit for PA3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PA_SC2</b>	GPIO Port set or clear bit for PA2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	<b>PA_SC1</b>	GPIO Port set or clear bit for PA1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>PA_SC0</b>	GPIO Port set or clear bit for PA0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

#### 1.1.5. PA port set and clear register 1

<b>PA_SCR1</b>	<b>PA port set and clear register 1</b>
Offset Address :	<b>0x14</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PA_SC7</b>
23	22	21	20	19	18	17	16
Reserved							<b>PA_SC6</b>
15	14	13	12	11	10	9	8
Reserved							<b>PA_SC5</b>
7	6	5	4	3	2	1	0
Reserved							<b>PA_SC4</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PA_SC7</b>	GPIO Port set or clear bit for PA7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PA_SC6</b>	GPIO Port set or clear bit for PA6.	0x00

			Write 1 to set data bit and write 0 to clear data. Read for port pin status.	
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC5	GPIO Port set or clear bit for PA5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC4	GPIO Port set or clear bit for PA4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.6. PA port set and clear register 2

<b>PA_SCR2</b>	<b>PA port set and clear register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC11
23	22	21	20	19	18	17	16
Reserved							PA_SC10
15	14	13	12	11	10	9	8
Reserved							PA_SC9
7	6	5	4	3	2	1	0
Reserved							PA_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PA_SC11	GPIO Port set and clear bit for PA11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC10	GPIO Port set or clear bit for PA10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC9	GPIO Port set or clear bit for PA9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC8	GPIO Port set or clear bit for PA8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.7. PA port set and clear register 3

<b>PA_SCR3</b>	<b>PA port set and clear register 3</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC15
23	22	21	20	19	18	17	16
Reserved							PA_SC14
15	14	13	12	11	10	9	8
Reserved							PA_SC13
7	6	5	4	3	2	1	0
Reserved							PA_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00

24	rw	PA_SC15	GPIO Port set or clear bit for PA15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC14	GPIO Port set or clear bit for PA14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC13	GPIO Port set or clear bit for PA13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC12	GPIO Port set or clear bit for PA12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.8. PB output data register

PB_OUT	PB output data register
Offset Address :	0x20
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_OUT15	PB_OUT14	PB_OUT13	PB_OUT12	PB_OUT11	PB_OUT10	PB_OUT9	PB_OUT8
7	6	5	4	3	2	1	0
PB_OUT7	PB_OUT6	PB_OUT5	PB_OUT4	PB_OUT3	PB_OUT2	PB_OUT1	PB_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PB_OUT15	IO pin PB15 output data bit.	0x01
14	rw	PB_OUT14	IO pin PB14 output data bit.	0x01
13	rw	PB_OUT13	IO pin PB13 output data bit.	0x01
12	rw	PB_OUT12	IO pin PB12 output data bit.	0x01
11	rw	PB_OUT11	IO pin PB11 output data bit.	0x01
10	rw	PB_OUT10	IO pin PB10 output data bit.	0x01
9	rw	PB_OUT9	IO pin PB9 output data bit.	0x01
8	rw	PB_OUT8	IO pin PB8 output data bit.	0x01
7	rw	PB_OUT7	IO pin PB7 output data bit.	0x01
6	rw	PB_OUT6	IO pin PB6 output data bit.	0x01
5	rw	PB_OUT5	IO pin PB5 output data bit.	0x01
4	rw	PB_OUT4	IO pin PB4 output data bit.	0x01
3	rw	PB_OUT3	IO pin PB3 output data bit.	0x01
2	rw	PB_OUT2	IO pin PB2 output data bit.	0x01
1	rw	PB_OUT1	IO pin PB1 output data bit.	0x01
0	rw	PB_OUT0	IO pin PB0 output data bit.	0x01

### 1.1.9. PB input data register

PB_IN	PB input data register
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

PB_IN15	PB_IN14	PB_IN13	PB_IN12	PB_IN11	PB_IN10	PB_IN9	PB_IN8
7	6	5	4	3	2	1	0
PB_IN7	PB_IN6	PB_IN5	PB_IN4	PB_IN3	PB_IN2	PB_IN1	PB_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PB_IN15	IO pin PB15 input pin status.	0x00
14	r	PB_IN14	IO pin PB14 input pin status.	0x00
13	r	PB_IN13	IO pin PB13 input pin status.	0x00
12	r	PB_IN12	IO pin PB12 input pin status.	0x00
11	r	PB_IN11	IO pin PB11 input pin status.	0x00
10	r	PB_IN10	IO pin PB10 input pin status.	0x00
9	r	PB_IN9	IO pin PB9 input pin status.	0x00
8	r	PB_IN8	IO pin PB8 input pin status.	0x00
7	r	PB_IN7	IO pin PB7 input pin status.	0x00
6	r	PB_IN6	IO pin PB6 input pin status.	0x00
5	r	PB_IN5	IO pin PB5 input pin status.	0x00
4	r	PB_IN4	IO pin PB4 input pin status.	0x00
3	r	PB_IN3	IO pin PB3 input pin status.	0x00
2	r	PB_IN2	IO pin PB2 input pin status.	0x00
1	r	PB_IN1	IO pin PB1 input pin status.	0x00
0	r	PB_IN0	IO pin PB0 input pin status.	0x00

### 1.1.10. PB port set / clear register

<b>PB_SC</b>	<b>PB port set / clear register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PB_CLR15	PB_CLR14	PB_CLR13	PB_CLR12	PB_CLR11	PB_CLR10	PB_CLR9	PB_CLR8
23	22	21	20	19	18	17	16
PB_CLR7	PB_CLR6	PB_CLR5	PB_CLR4	PB_CLR3	PB_CLR2	PB_CLR1	PB_CLR0
15	14	13	12	11	10	9	8
PB_SET15	PB_SET14	PB_SET13	PB_SET12	PB_SET11	PB_SET10	PB_SET9	PB_SET8
7	6	5	4	3	2	1	0
PB_SET7	PB_SET6	PB_SET5	PB_SET4	PB_SET3	PB_SET2	PB_SET1	PB_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PB_CLR15	IO pin PB15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PB_CLR14	IO pin PB14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PB_CLR13	IO pin PB13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PB_CLR12	IO pin PB12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PB_CLR11	IO pin PB11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PB_CLR10	IO pin PB10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PB_CLR9	IO pin PB9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PB_CLR8	IO pin PB8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PB_CLR7	IO pin PB7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PB_CLR6	IO pin PB6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PB_CLR5	IO pin PB5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	PB_CLR4	IO pin PB4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	PB_CLR3	IO pin PB3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PB_CLR2	IO pin PB2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PB_CLR1	IO pin PB1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PB_CLR0	IO pin PB0 clear data bit. This bit is no effect for writing 0. When the related PB_SETn bit and PB_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PB_SET15	IO pin PB15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PB_SET14	IO pin PB14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PB_SET13	IO pin PB13 set data bit. This bit is no effect for writing 0.	0x00

12	w	<b>PB_SET12</b>	IO pin PB12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PB_SET11</b>	IO pin PB11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PB_SET10</b>	IO pin PB10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PB_SET9</b>	IO pin PB9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PB_SET8</b>	IO pin PB8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PB_SET7</b>	IO pin PB7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PB_SET6</b>	IO pin PB6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PB_SET5</b>	IO pin PB5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PB_SET4</b>	IO pin PB4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PB_SET3</b>	IO pin PB3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PB_SET2</b>	IO pin PB2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PB_SET1</b>	IO pin PB1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PB_SET0</b>	IO pin PB0 set data bit. This bit is no effect for writing 0. When the related PB_SETn bit and PB_CLRN bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.11. PB port set and clear register 0

<b>PB_SCR0</b>	<b>PB port set and clear register 0</b>
Offset Address :	<b>0x30</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PB_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PB_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PB_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PB_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PB_SC3</b>	GPIO Port set or clear bit for PB3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PB_SC2</b>	GPIO Port set or clear bit for PB2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	<b>PB_SC1</b>	GPIO Port set or clear bit for PB1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>PB_SC0</b>	GPIO Port set or clear bit for PB0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.12. PB port set and clear register 1

<b>PB_SCR1</b>	<b>PB port set and clear register 1</b>
Offset Address :	<b>0x34</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PB_SC7</b>
23	22	21	20	19	18	17	16
Reserved							<b>PB_SC6</b>
15	14	13	12	11	10	9	8
Reserved							<b>PB_SC5</b>

7	6	5	4	3	2	1	0
Reserved							PB_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC7	GPIO Port set or clear bit for PB7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC6	GPIO Port set or clear bit for PB6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC5	GPIO Port set or clear bit for PB5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC4	GPIO Port set or clear bit for PB4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.13. PB port set and clear register 2

<b>PB_SCR2</b>	<b>PB port set and clear register 2</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PB_SC11
23	22	21	20	19	18	17	16
Reserved							PB_SC10
15	14	13	12	11	10	9	8
Reserved							PB_SC9
7	6	5	4	3	2	1	0
Reserved							PB_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC11	GPIO Port set or clear bit for PB11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC10	GPIO Port set or clear bit for PB10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC9	GPIO Port set or clear bit for PB9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC8	GPIO Port set or clear bit for PB8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.14. PB port set and clear register 3

<b>PB_SCR3</b>	<b>PB port set and clear register 3</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----



Reserved							PB_SC15
23	22	21	20	19	18	17	16
Reserved							PB_SC14
15	14	13	12	11	10	9	8
Reserved							PB_SC13
7	6	5	4	3	2	1	0
Reserved							PB_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC15	GPIO Port set or clear bit for PB15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC14	GPIO Port set or clear bit for PB14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC13	GPIO Port set or clear bit for PB13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC12	GPIO Port set or clear bit for PB12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.15. PC output data register

<b>PC_OUT</b>	<b>PC output data register</b>
Offset Address :	0x40
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	PC_OUT14	PC_OUT13	PC_OUT12	PC_OUT11	PC_OUT10	PC_OUT9	PC_OUT8
7	6	5	4	3	2	1	0
PC_OUT7	PC_OUT6	PC_OUT5	PC_OUT4	PC_OUT3	PC_OUT2	PC_OUT1	PC_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	-	Reserved	Reserved	0x01
14	rw	PC_OUT14	IO pin PC14 output data bit.	0x01
13	rw	PC_OUT13	IO pin PC13 output data bit.	0x01
12	rw	PC_OUT12	IO pin PC12 output data bit.	0x01
11	rw	PC_OUT11	IO pin PC11 output data bit.	0x01
10	rw	PC_OUT10	IO pin PC10 output data bit.	0x01
9	rw	PC_OUT9	IO pin PC9 output data bit.	0x01
8	rw	PC_OUT8	IO pin PC8 output data bit.	0x01
7	rw	PC_OUT7	IO pin PC7 output data bit.	0x01
6	rw	PC_OUT6	IO pin PC6 output data bit.	0x01
5	rw	PC_OUT5	IO pin PC5 output data bit.	0x01
4	rw	PC_OUT4	IO pin PC4 output data bit.	0x01
3	rw	PC_OUT3	IO pin PC3 output data bit.	0x01
2	rw	PC_OUT2	IO pin PC2 output data bit.	0x01
1	rw	PC_OUT1	IO pin PC1 output data bit.	0x01
0	rw	PC_OUT0	IO pin PC0 output data bit.	0x01



## 1.1.16. PC input data register

PC_IN	PC input data register
Offset Address :	0x44
Reset Value :	0x0000FFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	PC_IN14	PC_IN13	PC_IN12	PC_IN11	PC_IN10	PC_IN9	PC_IN8
7	6	5	4	3	2	1	0
PC_IN7	PC_IN6	PC_IN5	PC_IN4	PC_IN3	PC_IN2	PC_IN1	PC_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x01
14	r	PC_IN14	IO pin PC14 input pin status.	0x01
13	r	PC_IN13	IO pin PC13 input pin status.	0x01
12	r	PC_IN12	IO pin PC12 input pin status.	0x01
11	r	PC_IN11	IO pin PC11 input pin status.	0x01
10	r	PC_IN10	IO pin PC10 input pin status.	0x01
9	r	PC_IN9	IO pin PC9 input pin status.	0x01
8	r	PC_IN8	IO pin PC8 input pin status.	0x01
7	r	PC_IN7	IO pin PC7 input pin status.	0x01
6	r	PC_IN6	IO pin PC6 input pin status.	0x01
5	r	PC_IN5	IO pin PC5 input pin status.	0x01
4	r	PC_IN4	IO pin PC4 input pin status.	0x01
3	r	PC_IN3	IO pin PC3 input pin status.	0x01
2	r	PC_IN2	IO pin PC2 input pin status.	0x01
1	r	PC_IN1	IO pin PC1 input pin status.	0x01
0	r	PC_IN0	IO pin PC0 input pin status.	0x01

## 1.1.17. PC port set / clear register

PC_SC	PC port set / clear register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	PC_CLR14	PC_CLR13	PC_CLR12	PC_CLR11	PC_CLR10	PC_CLR9	PC_CLR8
23	22	21	20	19	18	17	16
PC_CLR7	PC_CLR6	PC_CLR5	PC_CLR4	PC_CLR3	PC_CLR2	PC_CLR1	PC_CLR0
15	14	13	12	11	10	9	8
Reserved	PC_SET14	PC_SET13	PC_SET12	PC_SET11	PC_SET10	PC_SET9	PC_SET8
7	6	5	4	3	2	1	0
PC_SET7	PC_SET6	PC_SET5	PC_SET4	PC_SET3	PC_SET2	PC_SET1	PC_SET0

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	w	PC_CLR14	IO pin PC14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PC_CLR13	IO pin PC13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PC_CLR12	IO pin PC12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PC_CLR11	IO pin PC11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PC_CLR10	IO pin PC10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PC_CLR9	IO pin PC9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PC_CLR8	IO pin PC8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PC_CLR7	IO pin PC7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PC_CLR6	IO pin PC6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PC_CLR5	IO pin PC5 clear data bit. This bit is no effect for writing 0.	0x00

20	w	<b>PC_CLR4</b>	IO pin PC4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	<b>PC_CLR3</b>	IO pin PC3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	<b>PC_CLR2</b>	IO pin PC2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	<b>PC_CLR1</b>	IO pin PC1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	<b>PC_CLR0</b>	IO pin PC0 clear data bit. This bit is no effect for writing 0. When the related PC_SETn bit and PC_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14	w	<b>PC_SET14</b>	IO pin PC14 set data bit. This bit is no effect for writing 0.	0x00
13	w	<b>PC_SET13</b>	IO pin PC13 set data bit. This bit is no effect for writing 0.	0x00
12	w	<b>PC_SET12</b>	IO pin PC12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PC_SET11</b>	IO pin PC11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PC_SET10</b>	IO pin PC10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PC_SET9</b>	IO pin PC9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PC_SET8</b>	IO pin PC8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PC_SET7</b>	IO pin PC7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PC_SET6</b>	IO pin PC6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PC_SET5</b>	IO pin PC5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PC_SET4</b>	IO pin PC4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PC_SET3</b>	IO pin PC3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PC_SET2</b>	IO pin PC2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PC_SET1</b>	IO pin PC1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PC_SET0</b>	IO pin PC0 set data bit. This bit is no effect for writing 0. When the related PC_SETn bit and PC_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.18. PC port set and clear register 0

<b>PC_SCR0</b>	<b>PC port set and clear register 0</b>
Offset Address :	0x50
Reset Value :	0x01010101

31	30	29	28	27	26	25	24
Reserved							<b>PC_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PC_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PC_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PC_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00
24	rw	<b>PC_SC3</b>	GPIO Port set or clear bit for PC3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
23..17	-	<b>Reserved</b>	Reserved	0x00
16	rw	<b>PC_SC2</b>	GPIO Port set or clear bit for PC2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
15..9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>PC_SC1</b>	GPIO Port set or clear bit for PC1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
7..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>PC_SC0</b>	GPIO Port set or clear bit for PC0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01

### 1.1.19. PC port set and clear register 1

PC_SCR1	PC port set and clear register 1	
Offset Address :	0x54	Reset Value : 0x01010101

31	30	29	28	27	26	25	24
Reserved							PC_SC7
23	22	21	20	19	18	17	16
Reserved							PC_SC6
15	14	13	12	11	10	9	8
Reserved							PC_SC5
7	6	5	4	3	2	1	0
Reserved							PC_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PC_SC7	GPIO Port set or clear bit for PC7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC6	GPIO Port set or clear bit for PC6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC5	GPIO Port set or clear bit for PC5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	PC_SC4	GPIO Port set or clear bit for PC4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01

### 1.1.20. PC port set and clear register 2

PC_SCR2	PC port set and clear register 2	
Offset Address :	0x58	Reset Value : 0x01010101

31	30	29	28	27	26	25	24
Reserved							PC_SC11
23	22	21	20	19	18	17	16
Reserved							PC_SC10
15	14	13	12	11	10	9	8
Reserved							PC_SC9
7	6	5	4	3	2	1	0
Reserved							PC_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PC_SC11	GPIO Port set or clear bit for PC11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC10	GPIO Port set or clear bit for PC10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC9	GPIO Port set or clear bit for PC9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	PC_SC8	GPIO Port set or clear bit for PC8.	0x01

		Write 1 to set data bit and write 0 to clear data. Read for port pin status.	
--	--	--	--

### 1.1.21. PC port set and clear register 3

PC_SCR3	PC port set and clear register 3		
Offset Address :	0x5C	Reset Value :	0x01010101

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved							PC_SC14
15	14	13	12	11	10	9	8
Reserved							PC_SC13
7	6	5	4	3	2	1	0
Reserved							PC_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x01
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC14	GPIO Port set or clear bit for PC14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC13	GPIO Port set or clear bit for PC13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	PC_SC12	GPIO Port set or clear bit for PC12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01

### 1.1.22. PD output data register

PD_OUT	PD output data register		
Offset Address :	0x60	Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_OUT15	PD_OUT14	PD_OUT13	PD_OUT12	PD_OUT11	PD_OUT10	PD_OUT9	PD_OUT8
7	6	5	4	3	2	1	0
PD_OUT7	PD_OUT6	PD_OUT5	PD_OUT4	PD_OUT3	PD_OUT2	PD_OUT1	PD_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PD_OUT15	IO pin PD15 output data bit.	0x01
14	rw	PD_OUT14	IO pin PD14 output data bit.	0x01
13	rw	PD_OUT13	IO pin PD13 output data bit.	0x01
12	rw	PD_OUT12	IO pin PD12 output data bit.	0x01
11	rw	PD_OUT11	IO pin PD11 output data bit.	0x01
10	rw	PD_OUT10	IO pin PD10 output data bit.	0x01
9	rw	PD_OUT9	IO pin PD9 output data bit.	0x01
8	rw	PD_OUT8	IO pin PD8 output data bit.	0x01
7	rw	PD_OUT7	IO pin PD7 output data bit.	0x01
6	rw	PD_OUT6	IO pin PD6 output data bit.	0x01

5	rw	<b>PD_OUT5</b>	IO pin PD5 output data bit.	0x01
4	rw	<b>PD_OUT4</b>	IO pin PD4 output data bit.	0x01
3	rw	<b>PD_OUT3</b>	IO pin PD3 output data bit.	0x01
2	rw	<b>PD_OUT2</b>	IO pin PD2 output data bit.	0x01
1	rw	<b>PD_OUT1</b>	IO pin PD1 output data bit.	0x01
0	rw	<b>PD_OUT0</b>	IO pin PD0 output data bit.	0x01

### 1.1.23. PD input data register

<b>PD_IN</b>	<b>PD input data register</b>
Offset Address :	<b>0x64</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>PD_IN15</b>	<b>PD_IN14</b>	<b>PD_IN13</b>	<b>PD_IN12</b>	<b>PD_IN11</b>	<b>PD_IN10</b>	<b>PD_IN9</b>	<b>PD_IN8</b>
7	6	5	4	3	2	1	0
<b>PD_IN7</b>	<b>PD_IN6</b>	<b>PD_IN5</b>	<b>PD_IN4</b>	<b>PD_IN3</b>	<b>PD_IN2</b>	<b>PD_IN1</b>	<b>PD_IN0</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	<b>PD_IN15</b>	IO pin PD15 input pin status.	0x00
14	r	<b>PD_IN14</b>	IO pin PD14 input pin status.	0x00
13	r	<b>PD_IN13</b>	IO pin PD13 input pin status.	0x00
12	r	<b>PD_IN12</b>	IO pin PD12 input pin status.	0x00
11	r	<b>PD_IN11</b>	IO pin PD11 input pin status.	0x00
10	r	<b>PD_IN10</b>	IO pin PD10 input pin status.	0x00
9	r	<b>PD_IN9</b>	IO pin PD9 input pin status.	0x00
8	r	<b>PD_IN8</b>	IO pin PD8 input pin status.	0x00
7	r	<b>PD_IN7</b>	IO pin PD7 input pin status.	0x00
6	r	<b>PD_IN6</b>	IO pin PD6 input pin status.	0x00
5	r	<b>PD_IN5</b>	IO pin PD5 input pin status.	0x00
4	r	<b>PD_IN4</b>	IO pin PD4 input pin status.	0x00
3	r	<b>PD_IN3</b>	IO pin PD3 input pin status.	0x00
2	r	<b>PD_IN2</b>	IO pin PD2 input pin status.	0x00
1	r	<b>PD_IN1</b>	IO pin PD1 input pin status.	0x00
0	r	<b>PD_IN0</b>	IO pin PD0 input pin status.	0x00

### 1.1.24. PD port set / clear register

<b>PD_SC</b>	<b>PD port set / clear register</b>
Offset Address :	<b>0x68</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>PD_CLR15</b>	<b>PD_CLR14</b>	<b>PD_CLR13</b>	<b>PD_CLR12</b>	<b>PD_CLR11</b>	<b>PD_CLR10</b>	<b>PD_CLR9</b>	<b>PD_CLR8</b>
23	22	21	20	19	18	17	16
<b>PD_CLR7</b>	<b>PD_CLR6</b>	<b>PD_CLR5</b>	<b>PD_CLR4</b>	<b>PD_CLR3</b>	<b>PD_CLR2</b>	<b>PD_CLR1</b>	<b>PD_CLR0</b>
15	14	13	12	11	10	9	8
<b>PD_SET15</b>	<b>PD_SET14</b>	<b>PD_SET13</b>	<b>PD_SET12</b>	<b>PD_SET11</b>	<b>PD_SET10</b>	<b>PD_SET9</b>	<b>PD_SET8</b>
7	6	5	4	3	2	1	0
<b>PD_SET7</b>	<b>PD_SET6</b>	<b>PD_SET5</b>	<b>PD_SET4</b>	<b>PD_SET3</b>	<b>PD_SET2</b>	<b>PD_SET1</b>	<b>PD_SET0</b>

Bit	Attr	Bit Name	Description	Reset
31	w	<b>PD_CLR15</b>	IO pin PD15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	<b>PD_CLR14</b>	IO pin PD14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	<b>PD_CLR13</b>	IO pin PD13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	<b>PD_CLR12</b>	IO pin PD12 clear data bit. This bit is no effect for writing 0.	0x00

27	w	<b>PD_CLR11</b>	IO pin PD11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	<b>PD_CLR10</b>	IO pin PD10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	<b>PD_CLR9</b>	IO pin PD9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	<b>PD_CLR8</b>	IO pin PD8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	<b>PD_CLR7</b>	IO pin PD7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	<b>PD_CLR6</b>	IO pin PD6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	<b>PD_CLR5</b>	IO pin PD5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	<b>PD_CLR4</b>	IO pin PD4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	<b>PD_CLR3</b>	IO pin PD3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	<b>PD_CLR2</b>	IO pin PD2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	<b>PD_CLR1</b>	IO pin PD1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	<b>PD_CLR0</b>	IO pin PD0 clear data bit. This bit is no effect for writing 0. When the related PD_SETn bit and PD_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	<b>PD_SET15</b>	IO pin PD15 set data bit. This bit is no effect for writing 0.	0x00
14	w	<b>PD_SET14</b>	IO pin PD14 set data bit. This bit is no effect for writing 0.	0x00
13	w	<b>PD_SET13</b>	IO pin PD13 set data bit. This bit is no effect for writing 0.	0x00
12	w	<b>PD_SET12</b>	IO pin PD12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PD_SET11</b>	IO pin PD11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PD_SET10</b>	IO pin PD10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PD_SET9</b>	IO pin PD9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PD_SET8</b>	IO pin PD8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PD_SET7</b>	IO pin PD7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PD_SET6</b>	IO pin PD6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PD_SET5</b>	IO pin PD5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PD_SET4</b>	IO pin PD4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PD_SET3</b>	IO pin PD3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PD_SET2</b>	IO pin PD2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PD_SET1</b>	IO pin PD1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PD_SET0</b>	IO pin PD0 set data bit. This bit is no effect for writing 0. When the related PD_SETn bit and PD_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.25. PD port set and clear register 0

<b>PD_SCR0</b>	<b>PD port set and clear register 0</b>
Offset Address :	0x70
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							<b>PD_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PD_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PD_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PD_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PD_SC3</b>	GPIO Port set or clear bit for PD3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PD_SC2</b>	GPIO Port set or clear bit for PD2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	<b>PD_SC1</b>	GPIO Port set or clear bit for PD1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

			status.	
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC0	GPIO Port set or clear bit for PD0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.26. PD port set and clear register 1

<b>PD_SCR1</b>	<b>PD port set and clear register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							PD_SC7
23	22	21	20	19	18	17	16
Reserved							PD_SC6
15	14	13	12	11	10	9	8
Reserved							PD_SC5
7	6	5	4	3	2	1	0
Reserved							PD_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PD_SC7	GPIO Port set or clear bit for PD7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PD_SC6	GPIO Port set or clear bit for PD6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PD_SC5	GPIO Port set or clear bit for PD5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC4	GPIO Port set or clear bit for PD4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.27. PD port set and clear register 2

<b>PD_SCR2</b>	<b>PD port set and clear register 2</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							PD_SC11
23	22	21	20	19	18	17	16
Reserved							PD_SC10
15	14	13	12	11	10	9	8
Reserved							PD_SC9
7	6	5	4	3	2	1	0
Reserved							PD_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PD_SC11	GPIO Port set or clear bit for PD11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PD_SC10	GPIO Port set or clear bit for PD10.	0x00

			Write 1 to set data bit and write 0 to clear data. Read for port pin status.	
15..9	-	Reserved	Reserved	0x00
8	rw	PD_SC9	GPIO Port set or clear bit for PD9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC8	GPIO Port set or clear bit for PD8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.28. PD port set and clear register 3

<b>PD_SCR3</b>	<b>PD port set and clear register 3</b>
Offset Address :	0x7C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PD_SC15
23	22	21	20	19	18	17	16
Reserved							PD_SC14
15	14	13	12	11	10	9	8
Reserved							PD_SC13
7	6	5	4	3	2	1	0
Reserved							PD_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PD_SC15	GPIO Port set or clear bit for PD15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PD_SC14	GPIO Port set or clear bit for PD14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PD_SC13	GPIO Port set or clear bit for PD13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC12	GPIO Port set or clear bit for PD12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.29. PE output data register

<b>PE_OUT</b>	<b>PE output data register</b>
Offset Address :	0x80
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_OUT15	PE_OUT14	PE_OUT13	PE_OUT12	Reserved	Reserved	PE_OUT9	PE_OUT8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_OUT3	PE_OUT2	PE_OUT1	PE_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF



15	rw	PE_OUT15	IO pin PE15 output data bit.	0x01
14	rw	PE_OUT14	IO pin PE14 output data bit.	0x01
13	rw	PE_OUT13	IO pin PE13 output data bit.	0x01
12	rw	PE_OUT12	IO pin PE12 output data bit.	0x01
11	-	Reserved	Reserved	0x01
10	-	Reserved	Reserved	0x01
9	rw	PE_OUT9	IO pin PE9 output data bit.	0x01
8	rw	PE_OUT8	IO pin PE8 output data bit.	0x01
7	-	Reserved	Reserved	0x01
6	-	Reserved	Reserved	0x01
5	-	Reserved	Reserved	0x01
4	-	Reserved	Reserved	0x01
3	rw	PE_OUT3	IO pin PE3 output data bit.	0x01
2	rw	PE_OUT2	IO pin PE2 output data bit.	0x01
1	rw	PE_OUT1	IO pin PE1 output data bit.	0x01
0	rw	PE_OUT0	IO pin PE0 output data bit.	0x01

### 1.1.30. PE input data register

PE_IN	PE input data register
Offset Address :	0x84
Reset Value :	0x00000CF0

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_IN15	PE_IN14	PE_IN13	PE_IN12	Reserved	Reserved	PE_IN9	PE_IN8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_IN3	PE_IN2	PE_IN1	PE_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PE_IN15	IO pin PE15 input pin status.	0x00
14	r	PE_IN14	IO pin PE14 input pin status.	0x00
13	r	PE_IN13	IO pin PE13 input pin status.	0x00
12	r	PE_IN12	IO pin PE12 input pin status.	0x00
11	-	Reserved	Reserved	0x01
10	-	Reserved	Reserved	0x01
9	r	PE_IN9	IO pin PE9 input pin status.	0x00
8	r	PE_IN8	IO pin PE8 input pin status.	0x00
7	-	Reserved	Reserved	0x01
6	-	Reserved	Reserved	0x01
5	-	Reserved	Reserved	0x01
4	-	Reserved	Reserved	0x01
3	r	PE_IN3	IO pin PE3 input pin status.	0x00
2	r	PE_IN2	IO pin PE2 input pin status.	0x00
1	r	PE_IN1	IO pin PE1 input pin status.	0x00
0	r	PE_IN0	IO pin PE0 input pin status.	0x00

### 1.1.31. PE port set / clear register

PE_SC	PE port set / clear register
Offset Address :	0x88
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PE_CLR15	PE_CLR14	PE_CLR13	PE_CLR12	Reserved	Reserved	PE_CLR9	PE_CLR8
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	PE_CLR3	PE_CLR2	PE_CLR1	PE_CLR0

15	14	13	12	11	10	9	8
PE_SET15	PE_SET14	PE_SET13	PE_SET12	Reserved	Reserved	PE_SET9	PE_SET8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_SET3	PE_SET2	PE_SET1	PE_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PE_CLR15	IO pin PE15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PE_CLR14	IO pin PE14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PE_CLR13	IO pin PE13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PE_CLR12	IO pin PE12 clear data bit. This bit is no effect for writing 0.	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	w	PE_CLR9	IO pin PE9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PE_CLR8	IO pin PE8 clear data bit. This bit is no effect for writing 0.	0x00
23	-	Reserved	Reserved	0x00
22	-	Reserved	Reserved	0x00
21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19	w	PE_CLR3	IO pin PE3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PE_CLR2	IO pin PE2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PE_CLR1	IO pin PE1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PE_CLR0	IO pin PE0 clear data bit. This bit is no effect for writing 0. When the related PE_SETn bit and PE_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PE_SET15	IO pin PE15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PE_SET14	IO pin PE14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PE_SET13	IO pin PE13 set data bit. This bit is no effect for writing 0.	0x00
12	w	PE_SET12	IO pin PE12 set data bit. This bit is no effect for writing 0.	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	w	PE_SET9	IO pin PE9 set data bit. This bit is no effect for writing 0.	0x00
8	w	PE_SET8	IO pin PE8 set data bit. This bit is no effect for writing 0.	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	w	PE_SET3	IO pin PE3 set data bit. This bit is no effect for writing 0.	0x00
2	w	PE_SET2	IO pin PE2 set data bit. This bit is no effect for writing 0.	0x00
1	w	PE_SET1	IO pin PE1 set data bit. This bit is no effect for writing 0.	0x00
0	w	PE_SET0	IO pin PE0 set data bit. This bit is no effect for writing 0. When the related PE_SETn bit and PE_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.32. PE port set and clear register 0

PE_SCR0 PE port set and clear register 0							
Offset Address :				Reset Value :			
0x90				0x00000000			
31	30	29	28	27	26	25	24
Reserved							PE_SC3
23	22	21	20	19	18	17	16
Reserved							PE_SC2
15	14	13	12	11	10	9	8
Reserved							PE_SC1
7	6	5	4	3	2	1	0
Reserved							PE_SC0

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00

24	rw	PE_SC3	GPIO Port set or clear bit for PE3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PE_SC2	GPIO Port set or clear bit for PE2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC1	GPIO Port set or clear bit for PE1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC0	GPIO Port set or clear bit for PE0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.33. PE port set and clear register 2

<b>PE_SCR2</b>	<b>PE port set and clear register 2</b>
Offset Address :	Reset Value :

0x98

0x01010000

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved							PE_SC9
7	6	5	4	3	2	1	0
Reserved							PE_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x01
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x01
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC9	GPIO Port set or clear bit for PE9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC8	GPIO Port set or clear bit for PE8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.34. PE port set and clear register 3

<b>PE_SCR3</b>	<b>PE port set and clear register 3</b>
Offset Address :	Reset Value :

0x9C

0x00000000

31	30	29	28	27	26	25	24
Reserved							PE_SC15
23	22	21	20	19	18	17	16
Reserved							PE_SC14
15	14	13	12	11	10	9	8
Reserved							PE_SC13
7	6	5	4	3	2	1	0
Reserved							PE_SC12

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..25	-	Reserved	Reserved	0x00
24	rw	PE_SC15	GPIO Port set or clear bit for PE15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PE_SC14	GPIO Port set or clear bit for PE14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC13	GPIO Port set or clear bit for PE13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC12	GPIO Port set or clear bit for PE12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

## 1.1.35. IOP Register Map

IOP Register Map

Register Number = 34

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	PA_OUT	Reserved																PA_OUT15	PA_OUT14	PA_OUT13	PA_OUT12	PA_OUT11	PA_OUT10	PA_OUT9	PA_OUT8	PA_OUT7	PA_OUT6	PA_OUT5	PA_OUT4	PA_OUT3	PA_OUT2	PA_OUT1	PA_OUT0
Reset	0xFFFFFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x04	PA_IN	Reserved																PA_IN15	PA_IN14	PA_IN13	PA_IN12	PA_IN11	PA_IN10	PA_IN9	PA_IN8	PA_IN7	PA_IN6	PA_IN5	PA_IN4	PA_IN3	PA_IN2	PA_IN1	PA_IN0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	PA_SC	Reserved																PA_SET15	PA_SET14	PA_SET13	PA_SET12	PA_SET11	PA_SET10	PA_SET9	PA_SET8	PA_SET7	PA_SET6	PA_SET5	PA_SET4	PA_SET3	PA_SET2	PA_SET1	PA_SET0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	PA_SCR0	Reserved																PA_SC2	Reserved														PA_SC0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	PA_SCR1	Reserved																PA_SC6	Reserved														PA_SC4
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	PA_SCR2	Reserved																PA_SC10	Reserved														PA_SC8
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	PA_SCR3	Reserved																PA_SC14	Reserved														PA_SC12
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	PB_OUT	Reserved																PB_OUT15	PB_OUT14	PB_OUT13	PB_OUT12	PB_OUT11	PB_OUT10	PB_OUT9	PB_OUT8	PB_OUT7	PB_OUT6	PB_OUT5	PB_OUT4	PB_OUT3	PB_OUT2	PB_OUT1	PB_OUT0
Reset	0xFFFFFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

	PB_IN0	0	PB_SET0	0	PB_SC0	PB_SC4	PB_SC8	PB_SC12	PC_OUT0	1	PC_IN0	1	PC_SET0	0
	PB_IN1	0	PB_SET1	0					PC_OUT1	1	PC_IN1	1	PC_SET1	0
	PB_IN2	0	PB_SET2	0					PC_OUT2	1	PC_IN2	1	PC_SET2	0
	PB_IN3	0	PB_SET3	0					PC_OUT3	1	PC_IN3	1	PC_SET3	0
	PB_IN4	0	PB_SET4	0					PC_OUT4	1	PC_IN4	1	PC_SET4	0
	PB_IN5	0	PB_SET5	0					PC_OUT5	1	PC_IN5	1	PC_SET5	0
	PB_IN6	0	PB_SET6	0					PC_OUT6	1	PC_IN6	1	PC_SET6	0
	PB_IN7	0	PB_SET7	0					PC_OUT7	1	PC_IN7	1	PC_SET7	0
	PB_IN8	0	PB_SET8	0					PC_OUT8	1	PC_IN8	1	PC_SET8	0
	PB_IN9	0	PB_SET9	0					PC_OUT9	1	PC_IN9	1	PC_SET9	0
	PB_IN10	0	PB_SET10	0					PC_OUT10	1	PC_IN10	1	PC_SET10	0
	PB_IN11	0	PB_SET11	0					PC_OUT11	1	PC_IN11	1	PC_SET11	0
	PB_IN12	0	PB_SET12	0					PC_OUT12	1	PC_IN12	1	PC_SET12	0
	PB_IN13	0	PB_SET13	0					PC_OUT13	1	PC_IN13	1	PC_SET13	0
	PB_IN14	0	PB_SET14	0	PC_OUT14	1	PC_IN14	1	PC_SET14	0				
	PB_IN15	0	PB_SET15	0	Reserved	1	Reserved	1	Reserved	0				
Reserved		0	PB_CLR0	0	PB_SC2	PB_SC6	PB_SC10	PB_SC14	PC_CLR0	0	PC_CLR0	0		
		0	PB_CLR1	0					PC_CLR1	0				
		0	PB_CLR2	0					PC_CLR2	0				
		0	PB_CLR3	0					PC_CLR3	0				
		0	PB_CLR4	0					PC_CLR4	0				
		0	PB_CLR5	0					PC_CLR5	0				
		0	PB_CLR6	0					PC_CLR6	0				
		0	PB_CLR7	0					PC_CLR7	0				
		0	PB_CLR8	0					PC_CLR8	0				
		0	PB_CLR9	0					PC_CLR9	0				
		0	PB_CLR10	0					PC_CLR10	0				
		0	PB_CLR11	0					PC_CLR11	0				
		0	PB_CLR12	0					PC_CLR12	0				
		0	PB_CLR13	0					PC_CLR13	0				
		0	PB_CLR14	0	PC_CLR14	0								
	0	PB_CLR15	0	Reserved	0	Reserved	0							
PB_IN		0x00000000	PB_SC	PB_SCR0	PB_SCR1	PB_SCR2	PB_SCR3	PC_OUT	0xFFFFFFF	PC_IN	0x0000FFFF	PC_SC	0x00000000	
	Reset	0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
		0												
0x24		0x00000000											Reset	0x00000000

0x50	PC_SCR0	Reserved	PC_SC3	Reserved	PC_SC2	Reserved	PC_SC1	Reserved	PC_SC0	PC_SC4	PC_SC8	PC_SC12
									1	1	1	1
Reset	0x01010101	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	0	0	0	0
0x54	PC_SCR1	Reserved	PC_SC7	Reserved	PC_SC6	Reserved	PC_SC5	Reserved	PC_SC4	PC_SC8	PC_SC12	PC_SC16
									1	1	1	1
Reset	0x01010101	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	0	0	0	0
0x58	PC_SCR2	Reserved	PC_SC11	Reserved	PC_SC10	Reserved	PC_SC9	Reserved	PC_SC8	PC_SC12	PC_SC16	PC_SC20
									1	1	1	1
Reset	0x01010101	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	0	0	0	0
0x5C	PC_SCR3	Reserved	Reserved	Reserved	PC_SC14	Reserved	PC_SC13	Reserved	PC_SC12	PC_SC16	PC_SC20	PC_SC24
									1	1	1	1
Reset	0x01010101	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	1	0 0 0 0 0 0 0 0	0	0	0	0
0x60	PD_OUT	Reserved	Reserved	Reserved	PD_OUT15	PD_OUT14	PD_OUT13	PD_OUT12	PD_OUT10	PD_OUT11	PD_OUT12	PD_OUT13
									1	1	1	1
Reset	0xFFFFFFF	1 1 1 1 1 1 1 1	1	1 1 1 1 1 1 1 1	1	1	1	1	1	1	1	1
0x64	PD_IN	Reserved	Reserved	Reserved	PD_IN15	PD_IN14	PD_IN13	PD_IN12	PD_IN10	PD_IN11	PD_IN12	PD_IN13
									0	0	0	0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0
0x68	PD_SC	PD_CLR15	PD_CLR14	PD_CLR13	PD_CLR12	PD_CLR11	PD_CLR10	PD_CLR9	PD_CLR8	PD_CLR7	PD_CLR6	PD_CLR5
									0	0	0	0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0
0x70	PD_SCR0	Reserved	PD_SC3	Reserved	PD_SC2	Reserved	PD_SC1	Reserved	PD_SC0	PD_SC4	PD_SC8	PD_SC12
									0	0	0	0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0	0	0
0x74	PD_SCR1	Reserved	PD_SC7	Reserved	PD_SC6	Reserved	PD_SC5	Reserved	PD_SC4	PD_SC8	PD_SC12	PD_SC16
									0	0	0	0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0	0	0

MG32F02A Register Definitions (2022\_1109) Page-40



## 1.2. Port A Configure Registers

<b>Port A Configure</b>	<b>(PA) Port A IO Mode Configure</b>
Base Address :	0x44000000

### 1.2.1. PA0 IO control register

PA_CR0	PA0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS0[3:0]				PA_FDIV0[1:0]		PA_ODC0	Reserved
7	6	5	4	3	2	1	0
PA_INV0	Reserved	PA_PU0	Reserved	Reserved	PA_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS0	PA0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA0 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA0 0x9 = AF9 : Reserved ADC ~ ADC_I0 (IO mode set AIO & input to ADC macro)	0x00
11..10	rw	PA_FDIV0	PA0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC0	PA0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV0	PA0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU0	PA0 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM0	PA0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.2. PA1 IO control register

PA_CR1			PA1 IO control register					
Offset Address :			0x04		Reset Value :			0x00000000
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
PA_AFS1[3:0]				PA_FDIV1[1:0]		PA_ODC1	Reserved	
7	6	5	4	3	2	1	0	
PA_INV1	Reserved	PA_PU1	Reserved	Reserved	PA_IOM1[2:0]			

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS1	PA1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA1 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA1 0x9 = AF9 : Reserved ADC ~ ADC_I1 (IO mode set AIO & input to ADC macro)	0x00
11..10	rw	PA_FDIV1	PA1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC1	PA1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV1	PA1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU1	PA1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM1	PA1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.3. PA2 IO control register

PA_CR2			PA2 IO control register					
Offset Address :			0x08		Reset Value :			0x00000000
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								

15	14	13	12	11	10	9	8
PA_AFS2[3:0]				PA_FDIV2[1:0]		PA_ODC2	Reserved
7	6	5	4	3	2	1	0
PA_INV2	Reserved	PA_PU2	Reserved	Reserved	PA_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS2	PA2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA2 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA2 0x9 = AF9 : Reserved ADC ~ ADC_I2 (IO mode set AIO & input to ADC macro) ANA ~ VBG_OUT (IO mode set AIO & connect to Analog macro)	0x00
11..10	rw	PA_FDIV2	PA2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC2	PA2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV2	PA2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU2	PA2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM2	PA2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.2.4. PA3 IO control register

PA_CR3	PA3 IO control register
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS3[3:0]				PA_FDIV3[1:0]		PA_ODC3	Reserved
7	6	5	4	3	2	1	0
PA_INV3	Reserved	PA_PU3	Reserved	Reserved	PA_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS3	PA3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA3 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA3 0x9 = AF9 : Reserved ADC ~ ADC_I3 (IO mode set AIO & input to ADC macro) ANA ~ ADC_PGA (IO mode set AIO & connect to Analog macro)	0x00
11..10	rw	PA_FDIV3	PA3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC3	PA3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV3	PA3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU3	PA3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM3	PA3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.5. PA4 IO control register

<b>PA_CR4</b>	<b>PA4 IO control register</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS4[3:0]				PA_FDIV4[1:0]		PA_ODC4	Reserved
7	6	5	4	3	2	1	0
PA_INV4	Reserved	PA_PU4	Reserved	Reserved	PA_IOM4[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS4	PA4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA4 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved	0x00

			0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA4 0x9 = AF9 : Reserved ADC ~ ADC_I4 (IO mode set AIO & input to ADC macro) ANA ~ ADC_M4 (IO mode set AIO & connect to Analog macro)	
11..10	rw	PA_FDIV4	PA4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC4	PA4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV4	PA4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU4	PA4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM4	PA4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.6. PA5 IO control register

<b>PA_CR5</b>	<b>PA5 IO control register</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS5[3:0]				PA_FDIV5[1:0]		PA_ODC5	Reserved
7	6	5	4	3	2	1	0
PA_INV5	Reserved	PA_PU5	Reserved	Reserved	PA_IOM5[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS5	PA5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA5 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA5	0x00

			0x9 = AF9 : Reserved ADC ~ ADC_I5 (IO mode set AIO & input to ADC macro)	
11..10	rw	PA_FDIV5	PA5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC5	PA5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV5	PA5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU5	PA5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM5	PA5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.7. PA6 IO control register

<b>PA_CR6</b>	<b>PA6 IO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS6[3:0]				PA_FDIV6[1:0]		PA_ODC6	Reserved
7	6	5	4	3	2	1	0
PA_INV6	Reserved	PA_PU6	Reserved	Reserved	PA_IOM6[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS6	PA6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA6 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA6 0x9 = AF9 : Reserved ADC ~ ADC_I6 (IO mode set AIO & input to ADC macro)	0x00
11..10	rw	PA_FDIV6	PA6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00

9	rw	PA_ODC6	PA6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV6	PA6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU6	PA6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM6	PA6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.8. PA7 IO control register

<b>PA_CR7</b>	<b>PA7 IO control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS7[3:0]				PA_FDIV7[1:0]		PA_ODC7	Reserved
7	6	5	4	3	2	1	0
PA_INV7	Reserved	PA_PU7	Reserved	Reserved	PA_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS7	PA7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA7 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA7 0x9 = AF9 : Reserved ADC ~ ADC_I7 (IO mode set AIO & input to ADC macro)	0x00
11..10	rw	PA_FDIV7	PA7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC7	PA7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV7	PA7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00

6	-	Reserved	Reserved	0x00
5	rw	PA_PU7	PA7 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM7	PA7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.9. PA8 IO control register

<b>PA_CR8</b>	<b>PA8 IO control register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS8[3:0]				PA_FDIV8[1:0]		PA_ODC8	Reserved
7	6	5	4	3	2	1	0
PA_INV8	Reserved	PA_PU8	Reserved	Reserved	PA_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS8	PA8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA8 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA8 0x9 = AF9 : Reserved ADC ~ ADC_I8 (IO mode set AIO & input to ADC macro) CMP ~ CMP0_I0 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PA_FDIV8	PA8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC8	PA8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV8	PA8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU8	PA8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00



2..0	rw	PA_IOM8	PA8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	---------	--	------

### 1.2.10. PA9 IO control register

<b>PA_CR9</b>	<b>PA9 IO control register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS9[3:0]				PA_FDIV9[1:0]		PA_ODC9	Reserved
7	6	5	4	3	2	1	0
PA_INV9	Reserved	PA_PU9	Reserved	Reserved	PA_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS9	PA9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA9 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA9 0x9 = AF9 : Reserved ADC ~ ADC_I9 (IO mode set AIO & input to ADC macro) CMP ~ CMP0_I1 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PA_FDIV9	PA9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC9	PA9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV9	PA9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU9	PA9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM9	PA9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.2.11. PA10 IO control register

<b>PA_CR10</b>	<b>PA10 IO control register</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS10[3:0]				PA_FDIV10[1:0]		PA_ODC10	Reserved
7	6	5	4	3	2	1	0
PA_INV10	Reserved	PA_PU10	Reserved	Reserved	PA_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS10	PA10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA10 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA10 0x9 = AF9 : Reserved ADC ~ ADC_I10 (IO mode set AIO & input to ADC macro) CMP ~ CMP1_I0 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PA_FDIV10	PA10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC10	PA10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV10	PA10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU10	PA10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM10	PA10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.2.12. PA11 IO control register

<b>PA_CR11</b>	<b>PA11 IO control register</b>
Offset Address :	<b>0x2C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS11[3:0]				PA_FDIV11[1:0]		PA_ODC11	Reserved
7	6	5	4	3	2	1	0
PA_INV11	Reserved	PA_PU11	Reserved	Reserved	PA_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS11	PA11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA11 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA11 0x9 = AF9 : Reserved ADC ~ ADC_I11 (IO mode set AIO & input to ADC macro) CMP ~ CMP1_I1 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PA_FDIV11	PA11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC11	PA11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV11	PA11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU11	PA11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM11	PA11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.13. PA12 IO control register

PA_CR12		PA12 IO control register					
Offset Address :		0x30		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS12[3:0]				PA_FDIV12[1:0]		PA_ODC12	Reserved
7	6	5	4	3	2	1	0

PA_INV12		Reserved	PA_PU12	Reserved	Reserved	PA_IOM12[2:0]
Bit	Attr	Bit Name	Description			Reset
31..16	-	Reserved	Reserved			0x0000
15..12	rw	PA_AFS12	PA12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA12 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA12 0x9 = AF9 : Reserved ADC ~ ADC_I12 (IO mode set AIO & input to ADC macro) CMP ~ CMP2_I0 (IO mode set AIO & input to CMP macro)			0x00
11..10	rw	PA_FDIV12	PA12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16			0x00
9	rw	PA_ODC12	PA12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4			0x00
8	-	Reserved	Reserved			0x00
7	rw	PA_INV12	PA12 pin input inverse enable bit. 0 = Disable 1 = Enable			0x00
6	-	Reserved	Reserved			0x00
5	rw	PA_PU12	PA12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable			0x00
4	-	Reserved	Reserved			0x00
3	-	Reserved	Reserved			0x00
2..0	rw	PA_IOM12	PA12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input			0x00

### 1.2.14. PA13 IO control register

PA_CR13		PA13 IO control register					
Offset Address :		0x34		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS13[3:0]				PA_FDIV13[1:0]		PA_ODC13	Reserved
7	6	5	4	3	2	1	0
PA_INV13	Reserved	PA_PU13	Reserved	Reserved	PA_IOM13[2:0]		
Bit	Attr	Bit Name	Description				Reset
31..16	-	Reserved	Reserved				0x0000
15..12	rw	PA_AFS13	PA13 pin alternate function select. Refer the GPIO AFS table for detail information.				0x00

			0x0 = AF0 : GPA13 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA13 0x9 = AF9 : Reserved ADC ~ ADC_I13 (IO mode set AIO & input to ADC macro) CMP ~ CMP2_I1 (IO mode set AIO & input to CMP macro)	
11..10	rw	PA_FDIV13	PA13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC13	PA13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV13	PA13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU13	PA13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM13	PA13 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.15. PA14 IO control register

<b>PA_CR14</b>	<b>PA14 IO control register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS14[3:0]				PA_FDIV14[1:0]		PA_ODC14	Reserved
7	6	5	4	3	2	1	0
PA_INV14	Reserved	PA_PU14	Reserved	Reserved	PA_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS14	PA14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA14 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved	0x00

			0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA14 0x9 = AF9 : Reserved ADC ~ ADC_I14 (IO mode set AIO & input to ADC macro) CMP ~ CMP3_I0 (IO mode set AIO & input to CMP macro)	
11..10	rw	PA_FDIV14	PA14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PA_ODC14	PA14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PA_INV14	PA14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU14	PA14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PA_IOM14	PA14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.16. PA15 IO control register

<b>PA_CR15</b>	<b>PA15 IO control register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_AFS15[3:0]				PA_FDIV15[1:0]		PA_ODC15	Reserved
7	6	5	4	3	2	1	0
PA_INV15	Reserved	PA_PU15	Reserved	Reserved	PA_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PA_AFS15	PA15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA15 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MA15 0x9 = AF9 : Reserved ADC ~ ADC_I15 (IO mode set AIO & input to ADC macro) CMP ~ CMP3_I1 (IO mode set AIO & input to CMP macro)	0x00

11..10	rw	<b>PA_FDIV15</b>	PA15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PA_ODC15</b>	PA15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PA_INV15</b>	PA15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PA_PU15</b>	PA15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PA_IOM15</b>	PA15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.17. PA port input filter control register

<b>PA_FLT</b>	<b>PA port input filter control register</b>
Offset Address :	<b>0x40</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>Reserved</b>			<b>PA_FCKS[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PA_FCKS</b>	PA port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.2.18. PA Register Map

PA Register Map

Register Number = 17

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x00	PA_CR0	Reserved										PA_AFS0[3:0]										PA_FDIV0[1:0]		PA_ODC0		Reserved		PA_INV0		Reserved		PA_PU0		Reserved		PA_IOM0[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x04	PA_CR1	Reserved										PA_AFS1[3:0]										PA_FDIV1[1:0]		PA_ODC1		Reserved		PA_INV1		Reserved		PA_PU1		Reserved		PA_IOM1[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x08	PA_CR2	Reserved										PA_AFS2[3:0]										PA_FDIV2[1:0]		PA_ODC2		Reserved		PA_INV2		Reserved		PA_PU2		Reserved		PA_IOM2[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x0C	PA_CR3	Reserved										PA_AFS3[3:0]										PA_FDIV3[1:0]		PA_ODC3		Reserved		PA_INV3		Reserved		PA_PU3		Reserved		PA_IOM3[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x10	PA_CR4	Reserved										PA_AFS4[3:0]										PA_FDIV4[1:0]		PA_ODC4		Reserved		PA_INV4		Reserved		PA_PU4		Reserved		PA_IOM4[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x14	PA_CR5	Reserved										PA_AFS5[3:0]										PA_FDIV5[1:0]		PA_ODC5		Reserved		PA_INV5		Reserved		PA_PU5		Reserved		PA_IOM5[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x18	PA_CR6	Reserved										PA_AFS6[3:0]										PA_FDIV6[1:0]		PA_ODC6		Reserved		PA_INV6		Reserved		PA_PU6		Reserved		PA_IOM6[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x1C	PA_CR7	Reserved										PA_AFS7[3:0]										PA_FDIV7[1:0]		PA_ODC7		Reserved		PA_INV7		Reserved		PA_PU7		Reserved		PA_IOM7[2:0]	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			



MG32F02A Register Definitions (2022\_1109) Page-57

### 1.3. Port B Configure Registers

<b>Port B Configure</b>	<b>(PB) Port B IO Mode Configure</b>
Base Address :	<b>0x44010000</b>

#### 1.3.1. PB0 IO control register

<b>PB_CR0</b>	<b>PB0 IO control register</b>		
<b>Offset Address :</b>	<b>0x00</b>	<b>Reset Value :</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS0[3:0]				PB_FDIV0[1:0]		PB_ODC0	Reserved
7	6	5	4	3	2	1	0
PB_INV0	Reserved	PB_PU0	Reserved	Reserved	PB_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS0	PB0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB0 0x1 = AF1 : I2C1_SCL 0x2 = AF2 : SPI0_NSS 0x3 = AF3 : TM01_ETR 0x4 = AF4 : TM00_CKO 0x5 = AF5 : TM16_ETR 0x6 = AF6 : TM26_IC0 0x7 = AF7 : Reserved 0x8 = AF8 : MA15 0x9 = AF9 : Reserved CMP ~ CMP_C0 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PB_FDIV0	PB0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC0	PB0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV0	PB0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU0	PB0 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM0	PB0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.3.2. PB1 IO control register

PB_CR1	PB1 IO control register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS1[3:0]				PB_FDIV1[1:0]		PB_ODC1	Reserved
7	6	5	4	3	2	1	0
PB_INV1	Reserved	PB_PU1	Reserved	Reserved	PB_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS1	PB1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB1 0x1 = AF1 : I2C1_SDA 0x2 = AF2 : SPI0_MISO 0x3 = AF3 : TM01_TRGO 0x4 = AF4 : TM10_CKO 0x5 = AF5 : TM16_TRGO 0x6 = AF6 : TM26_IC1 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved CMP ~ CMP_C1 (IO mode set AIO & input to CMP macro)	0x00
11..10	rw	PB_FDIV1	PB1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC1	PB1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV1	PB1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU1	PB1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM1	PB1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.3. PB2 IO control register

PB_CR2	PB2 IO control register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
PB_AFS2[3:0]				PB_FDIV2[1:0]		PB_ODC2	Reserved
7	6	5	4	3	2	1	0
PB_INV2	Reserved	PB_PU2	Reserved	Reserved	PB_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS2	PB2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB2 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : SPI0_CLK 0x3 = AF3 : TM01_CKO 0x4 = AF4 : URT2_TX 0x5 = AF5 : TM16_CKO 0x6 = AF6 : TM26_OC0H 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved ANA ~ DAC_P0 (IO mode set AIO & connect to Analog macro)	0x00
11..10	rw	PB_FDIV2	PB2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC2	PB2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV2	PB2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU2	PB2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM2	PB2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.4. PB3 IO control register

PB_CR3	PB3 IO control register
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS3[3:0]				PB_FDIV3[1:0]		PB_ODC3	Reserved
7	6	5	4	3	2	1	0
PB_INV3	Reserved	PB_PU3	Reserved	Reserved	PB_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..12	rw	<b>PB_AFS3</b>	PB3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB3 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : SPI0_MOSI 0x3 = AF3 : Reserved 0x4 = AF4 : URT2_RX 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC1H 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	<b>PB_FDIV3</b>	PB3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC3</b>	PB3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV3</b>	PB3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PB_PU3</b>	PB3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PB_IOM3</b>	PB3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.5. PB4 IO control register

<b>PB_CR4</b>	<b>PB4 IO control register</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PB_AFS4[3:0]</b>				<b>PB_FDIV4[1:0]</b>		<b>PB_ODC4</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PB_INV4</b>	<b>Reserved</b>	<b>PB_PU4</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PB_IOM4[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PB_AFS4</b>	PB4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB4 0x1 = AF1 : TM01_CKO 0x2 = AF2 : SPI0_D3 0x3 = AF3 : TM26_TRGO 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_IC0	0x00

			0x6 = AF6 : TM36_IC0 0x7 = AF7 : Reserved 0x8 = AF8 : MALE 0x9 = AF9 : MAD8	
11..10	rw	<b>PB_FDIV4</b>	PB4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC4</b>	PB4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV4</b>	PB4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PB_PU4</b>	PB4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PB_IOM4</b>	PB4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.6. PB5 IO control register

<b>PB_CR5</b>	<b>PB5 IO control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PB_AFS5[3:0]</b>				<b>PB_FDIV5[1:0]</b>		<b>PB_ODC5</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PB_INV5</b>	<b>Reserved</b>	<b>PB_PU5</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PB_IOM5[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PB_AFS5</b>	PB5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB5 0x1 = AF1 : TM16_CKO 0x2 = AF2 : SPI0_D2 0x3 = AF3 : TM26_ETR 0x4 = AF4 : URT2_NSS 0x5 = AF5 : TM20_IC1 0x6 = AF6 : TM36_IC1 0x7 = AF7 : Reserved 0x8 = AF8 : MOE 0x9 = AF9 : MAD9	0x00
11..10	rw	<b>PB_FDIV5</b>	PB5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9	rw	<b>PB_ODC5</b>	PB5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV5</b>	PB5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PB_PU5</b>	PB5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PB_IOM5</b>	PB5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.7. PB6 IO control register

<b>PB_CR6</b>	<b>PB6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PB_AFS6[3:0]</b>				<b>PB_FDIV6[1:0]</b>		<b>PB_ODC6</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PB_INV6</b>	<b>Reserved</b>	<b>PB_PU6</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PB_IOM6[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PB_AFS6</b>	PB6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB6 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : SPI0_NSSI 0x3 = AF3 : URT0_BRO 0x4 = AF4 : URT2_CTS 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM36_IC2 0x7 = AF7 : Reserved 0x8 = AF8 : MWE 0x9 = AF9 : MAD10	0x00
11..10	rw	<b>PB_FDIV6</b>	PB6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC6</b>	PB6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV6</b>	PB6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00

6	-	Reserved	Reserved	0x00
5	rw	PB_PU6	PB6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM6	PB6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.8. PB7 IO control register

<b>PB_CR7</b>	<b>PB7 IO control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS7[3:0]				PB_FDIV7[1:0]		PB_ODC7	Reserved
7	6	5	4	3	2	1	0
PB_INV7	Reserved	PB_PU7	Reserved	Reserved	PB_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS7	PB7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB7 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_TMO 0x4 = AF4 : URT2_RTS 0x5 = AF5 : TM20_TRGO 0x6 = AF6 : TM36_IC3 0x7 = AF7 : Reserved 0x8 = AF8 : MCE 0x9 = AF9 : MALE2	0x00
11..10	rw	PB_FDIV7	PB7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC7	PB7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV7	PB7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU7	PB7 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM7	PB7 pin IO mode control bits. 0x0 = AIO : analog IO	0x00



		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.3.9. PB8 IO control register

<b>PB_CR8</b>	<b>PB8 IO control register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS8[3:0]				PB_FDIV8[1:0]		PB_ODC8	Reserved
7	6	5	4	3	2	1	0
PB_INV8	Reserved	PB_PU8	Reserved	Reserved	PB_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS8	PB8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB8 0x1 = AF1 : CMP0_P0 0x2 = AF2 : RTC_OUT 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT2_BRO 0x5 = AF5 : TM20_OC01 0x6 = AF6 : TM36_OC01 0x7 = AF7 : Reserved 0x8 = AF8 : MAD0 0x9 = AF9 : Reserved	0x00
11..10	rw	PB_FDIV8	PB8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC8	PB8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV8	PB8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU8	PB8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM8	PB8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.10. PB9 IO control register

<b>PB_CR9</b>	<b>PB9 IO control register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS9[3:0]				PB_FDIV9[1:0]		PB_ODC9	Reserved
7	6	5	4	3	2	1	0
PB_INV9	Reserved	PB_PU9	Reserved	Reserved	PB_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS9	PB9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB9 0x1 = AF1 : CMP1_P0 0x2 = AF2 : RTC_TS 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT2_TMO 0x5 = AF5 : TM20_OC02 0x6 = AF6 : TM36_OC02 0x7 = AF7 : Reserved 0x8 = AF8 : MAD1 0x9 = AF9 : MAD8	0x00
11..10	rw	PB_FDIV9	PB9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC9	PB9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV9	PB9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU9	PB9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM9	PB9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.11. PB10 IO control register

PB_CR10	PB10 IO control register
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS10[3:0]				PB_FDIV10[1:0]		PB_ODC10	Reserved
7	6	5	4	3	2	1	0

PB_INV10	Reserved	PB_PU10	Reserved	Reserved	PB_IOM10[2:0]
----------	----------	---------	----------	----------	---------------

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS10	PB10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB10 0x1 = AF1 : CMP2_P0 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_NSS 0x4 = AF4 : URT2_DE 0x5 = AF5 : TM20_OC11 0x6 = AF6 : TM36_OC11 0x7 = AF7 : Reserved 0x8 = AF8 : MAD2 0x9 = AF9 : MAD1	0x00
11..10	rw	PB_FDIV10	PB10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC10	PB10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV10	PB10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU10	PB10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM10	PB10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.12. PB11 IO control register

<b>PB_CR11</b>	<b>PB11 IO control register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS11[3:0]				PB_FDIV11[1:0]		PB_ODC11	Reserved
7	6	5	4	3	2	1	0
PB_INV11	Reserved	PB_PU11	Reserved	Reserved	PB_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS11	PB11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB11 0x1 = AF1 : CMP3_P0	0x00

			0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_DE 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_OC12 0x6 = AF6 : TM36_OC12 0x7 = AF7 : Reserved 0x8 = AF8 : MAD3 0x9 = AF9 : MAD9	
11..10	rw	<b>PB_FDIV11</b>	PB11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC11</b>	PB11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV11</b>	PB11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PB_PU11</b>	PB11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PB_IOM11</b>	PB11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.13. PB12 IO control register

<b>PB_CR12</b>	<b>PB12 IO control register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PB_AFS12[3:0]</b>				<b>PB_FDIV12[1:0]</b>		<b>PB_ODC12</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PB_INV12</b>	<b>Reserved</b>	<b>PB_PU12</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PB_IOM12[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PB_AFS12</b>	PB12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB12 0x1 = AF1 : DMA_TRG0 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MAD4 0x9 = AF9 : MAD2	0x00

11..10	rw	<b>PB_FDIV12</b>	PB12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC12</b>	PB12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PB_INV12</b>	PB12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PB_PU12</b>	PB12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PB_IOM12</b>	PB12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.14. PB13 IO control register

<b>PB_CR13</b>	<b>PB13 IO control register</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PB_AFS13[3:0]</b>				<b>PB_FDIV13[1:0]</b>		<b>PB_ODC13</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PB_INV13</b>	<b>Reserved</b>	<b>PB_PU13</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PB_IOM13[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PB_AFS13</b>	PB13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB13 0x1 = AF1 : DAC_TRG0 0x2 = AF2 : TM00_ETR 0x3 = AF3 : URT0_CTS 0x4 = AF4 : URT3_RX 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM36_ETR 0x7 = AF7 : Reserved 0x8 = AF8 : MAD5 0x9 = AF9 : MAD10	0x00
11..10	rw	<b>PB_FDIV13</b>	PB13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PB_ODC13</b>	PB13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00

8	-	Reserved	Reserved	0x00
7	rw	PB_INV13	PB13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU13	PB13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM13	PB13 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.15. PB14 IO control register

<b>PB_CR14</b>	<b>PB14 IO control register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS14[3:0]				PB_FDIV14[1:0]		PB_ODC14	Reserved
7	6	5	4	3	2	1	0
PB_INV14	Reserved	PB_PU14	Reserved	Reserved	PB_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS14	PB14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB14 0x1 = AF1 : Reserved 0x2 = AF2 : TM00_TRGO 0x3 = AF3 : URT0_RTS 0x4 = AF4 : URT3_TX 0x5 = AF5 : TM20_TRGO 0x6 = AF6 : TM36_BK0 0x7 = AF7 : Reserved 0x8 = AF8 : MAD6 0x9 = AF9 : MAD3	0x00
11..10	rw	PB_FDIV14	PB14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC14	PB14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV14	PB14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU14	PB14 pin pull-up resistor enable bit. 0 = Disable	0x00

			1 = Enable	
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM14	PB14 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.3.16. PB15 IO control register

<b>PB_CR15</b>	<b>PB15 IO control register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_AFS15[3:0]				PB_FDIV15[1:0]		PB_ODC15	Reserved
7	6	5	4	3	2	1	0
PB_INV15	Reserved	PB_PU15	Reserved	Reserved	PB_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PB_AFS15	PB15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB15 0x1 = AF1 : IR_OUT 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : MAD7 0x9 = AF9 : MAD11	0x00
11..10	rw	PB_FDIV15	PB15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PB_ODC15	PB15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PB_INV15	PB15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU15	PB15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PB_IOM15	PB15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output	0x00

		0x3 = DIN : Digital input	
--	--	---------------------------	--

### 1.3.17. PB port input filter control register

<b>PB_FLT</b>	<b>PB port input filter control register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PB_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PB_FCKS	PB port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRGO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00



## 1.3.18. PB Register Map

PB Register Map

Register Number = 17

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	PB_CR0	Reserved										PB_AFS0[3:0]										PB_FDIV0[1:0]		PB_ODC0	Reserved	PB_INV0	Reserved	PB_PU0	Reserved	Reserved	PB_IOM0[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	PB_CR1	Reserved										PB_AFS1[3:0]										PB_FDIV1[1:0]		PB_ODC1	Reserved	PB_INV1	Reserved	PB_PU1	Reserved	Reserved	PB_IOM1[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	PB_CR2	Reserved										PB_AFS2[3:0]										PB_FDIV2[1:0]		PB_ODC2	Reserved	PB_INV2	Reserved	PB_PU2	Reserved	Reserved	PB_IOM2[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	PB_CR3	Reserved										PB_AFS3[3:0]										PB_FDIV3[1:0]		PB_ODC3	Reserved	PB_INV3	Reserved	PB_PU3	Reserved	Reserved	PB_IOM3[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	PB_CR4	Reserved										PB_AFS4[3:0]										PB_FDIV4[1:0]		PB_ODC4	Reserved	PB_INV4	Reserved	PB_PU4	Reserved	Reserved	PB_IOM4[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	PB_CR5	Reserved										PB_AFS5[3:0]										PB_FDIV5[1:0]		PB_ODC5	Reserved	PB_INV5	Reserved	PB_PU5	Reserved	Reserved	PB_IOM5[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	PB_CR6	Reserved										PB_AFS6[3:0]										PB_FDIV6[1:0]		PB_ODC6	Reserved	PB_INV6	Reserved	PB_PU6	Reserved	Reserved	PB_IOM6[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	PB_CR7	Reserved										PB_AFS7[3:0]										PB_FDIV7[1:0]		PB_ODC7	Reserved	PB_INV7	Reserved	PB_PU7	Reserved	Reserved	PB_IOM7[2:0]	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MG32F02A Register Definitions (2022\_1109) Page-74

## 1.4. Port C Configure Registers

<b>Port C Configure</b>	<b>(PC) Port C IO Mode Configure</b>
Base Address :	<b>0x44020000</b>

### 1.4.1. PC0 IO control register

PC_CR0	PC0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS0[3:0]				PC_FDIV0[1:0]		PC_ODC0	Reserved
7	6	5	4	3	2	1	0
PC_INV0	Reserved	PC_PU0	Reserved	PC_HS0	PC_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS0	PC0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC0 0x1 = AF1 : ICKO 0x2 = AF2 : TM00_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_OC00 0x6 = AF6 : TM36_OC00 0x7 = AF7 : Reserved 0x8 = AF8 : MCLK 0x9 = AF9 : MWE	0x00
11..10	rw	PC_FDIV0	PC0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC0	PC0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV0	PC0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU0	PC0 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS0	PC0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM0	PC0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

## 1.4.2. PC1 IO control register

<b>PC_CR1</b>	<b>PC1 IO control register</b>
Offset Address :	0x04
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS1[3:0]				PC_FDIV1[1:0]		PC_ODC1	Reserved
7	6	5	4	3	2	1	0
PC_INV1	Reserved	PC_PU1	Reserved	PC_HS1	PC_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS1	PC1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC1 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : TM01_CKO 0x3 = AF3 : Reserved 0x4 = AF4 : URT1_CLK 0x5 = AF5 : TM20_OC0N 0x6 = AF6 : TM36_OC0N 0x7 = AF7 : Reserved 0x8 = AF8 : MAD8 0x9 = AF9 : MAD4	0x00
11..10	rw	PC_FDIV1	PC1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC1	PC1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV1	PC1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU1	PC1 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS1	PC1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM1	PC1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

## 1.4.3. PC2 IO control register

<b>PC_CR2</b>	<b>PC2 IO control register</b>
Offset Address :	0x08
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS2[3:0]				PC_FDIV2[1:0]		PC_ODC2	Reserved
7	6	5	4	3	2	1	0
PC_INV2	Reserved	PC_PU2	Reserved	PC_HS2	PC_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS2	PC2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC2 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : TM10_CKO 0x3 = AF3 : Reserved 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_OC10 0x6 = AF6 : TM36_OC10 0x7 = AF7 : Reserved 0x8 = AF8 : MAD9 0x9 = AF9 : MAD12	0x00
11..10	rw	PC_FDIV2	PC2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC2	PC2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV2	PC2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU2	PC2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS2	PC2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM2	PC2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.4. PC3 IO control register

PC_CR3	PC3 IO control register
Offset Address :	0x0C
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

PC_AFS3[3:0]				PC_FDIV3[1:0]		PC_ODC3	Reserved
7	6	5	4	3	2	1	0
PC_INV3	Reserved	PC_PU3	Reserved	PC_HS3	PC_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS3	PC3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC3 0x1 = AF1 : OBM_P1 0x2 = AF2 : TM16_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : URT1_CLK 0x5 = AF5 : TM20_OC1N 0x6 = AF6 : TM36_OC1N 0x7 = AF7 : Reserved 0x8 = AF8 : MAD10 0x9 = AF9 : MAD5	0x00
11..10	rw	PC_FDIV3	PC3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC3	PC3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV3	PC3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU3	PC3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS3	PC3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM3	PC3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.5. PC4 IO control register

PC_CR4	PC4 IO control register
Offset Address :	0x10
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
PC_LCK4	Reserved						
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS4[3:0]				PC_FDIV4[1:0]		PC_ODC4	Reserved
7	6	5	4	3	2	1	0
PC_INV4	Reserved	PC_PU4	Reserved	Reserved	PC_IOM4[2:0]		

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31	rw	<b>PC_LCK4</b>	PC4 pin control register write un-locked control. When locked, disables the register PC_AFS4 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PC_AFS4</b>	PC4 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_SWD_PIN after chip reset. 0x0 = AF0 : GPC4 0x1 = AF1 : SWCLK 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT1_RX 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	<b>PC_FDIV4</b>	PC4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PC_ODC4</b>	PC4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV4</b>	PC4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PC_PU4</b>	PC4 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PC_IOM4</b>	PC4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.6. PC5 IO control register

<b>PC_CR5</b>		<b>PC5 IO control register</b>					
Offset Address :		<b>0x14</b>		Reset Value :		<b>0x00000024</b>	
31	30	29	28	27	26	25	24
<b>PC_LCK5</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PC_AFS5[3:0]</b>				<b>PC_FDIV5[1:0]</b>		<b>PC_ODC5</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PC_INV5</b>	<b>Reserved</b>	<b>PC_PU5</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PC_IOM5[2:0]</b>		
Bit	Attr	Bit Name		Description			Reset

31	rw	<b>PC_LCK5</b>	PC5 pin control register write un-locked control. When locked, disables the register PC_AFS5 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PC_AFS5</b>	PC5 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_SWD_PIN after chip reset. 0x0 = AF0 : GPC5 0x1 = AF1 : SWDIO 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT1_TX 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	<b>PC_FDIV5</b>	PC5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PC_ODC5</b>	PC5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV5</b>	PC5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PC_PU5</b>	PC5 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PC_IOM5</b>	PC5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.7. PC6 IO control register

<b>PC_CR6</b>	<b>PC6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000024</b>

31	30	29	28	27	26	25	24
<b>PC_LCK6</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PC_AFS6[3:0]</b>				<b>PC_FDIV6[1:0]</b>		<b>Reserved</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PC_INV6</b>	<b>Reserved</b>	<b>PC_PU6</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PC_IOM6[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------



31	rw	<b>PC_LCK6</b>	PC6 pin control register write un-locked control. When locked, disables the register PC_AFS6 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PC_AFS6</b>	PC6 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_EXRST_PIN after chip reset. 0x0 = AF0 : GPC6 0x1 = AF1 : RSTN 0x2 = AF2 : RTC_TS 0x3 = AF3 : URT0_NSS 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM26_ETR 0x7 = AF7 : Reserved 0x8 = AF8 : MBW1 0x9 = AF9 : MALE	0x00
11..10	rw	<b>PC_FDIV6</b>	PC6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV6</b>	PC6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PC_PU6</b>	PC6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PC_IOM6</b>	PC6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.8. PC7 IO control register

<b>PC_CR7</b>		<b>PC7 IO control register</b>					
Offset Address :		<b>0x1C</b>		Reset Value :		<b>0x00000024</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PC_AFS7[3:0]</b>				<b>PC_FDIV7[1:0]</b>		<b>PC_ODC7</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PC_INV7</b>	<b>Reserved</b>	<b>PC_PU7</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PC_IOM7[2:0]</b>		
Bit	Attr	Bit Name		Description			Reset
31..16	-	<b>Reserved</b>		Reserved			0x0000
15..12	rw	<b>PC_AFS7</b>		PC7 pin alternate function select. Refer the GPIO AFS table for			0x00

			detail information. 0x0 = AF0 : GPC7 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : RTC_OUT 0x3 = AF3 : URT0_DE 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM36_TRGO 0x7 = AF7 : Reserved 0x8 = AF8 : MBW0 0x9 = AF9 : MCE	
11..10	rw	<b>PC_FDIV7</b>	PC7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PC_ODC7</b>	PC7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV7</b>	PC7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PC_PU7</b>	PC7 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PC_IOM7</b>	PC7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.9. PC8 IO control register

<b>PC_CR8</b>	<b>PC8 IO control register</b>
Offset Address :	0x20
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PC_AFS8[3:0]</b>				<b>PC_FDIV8[1:0]</b>		<b>PC_ODC8</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PC_INV8</b>	<b>Reserved</b>	<b>PC_PU8</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PC_IOM8[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PC_AFS8</b>	PC8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC8 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_BRO 0x4 = AF4 : URT1_TX 0x5 = AF5 : TM20_OC0H	0x00

			0x6 = AF6 : TM36_OC0H 0x7 = AF7 : Reserved 0x8 = AF8 : MAD11 0x9 = AF9 : MAD13	
11..10	rw	PC_FDIV8	PC8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC8	PC8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV8	PC8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU8	PC8 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM8	PC8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.10. PC9 IO control register

<b>PC_CR9</b>	<b>PC9 IO control register</b>
Offset Address :	0x24
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS9[3:0]				PC_FDIV9[1:0]		PC_ODC9	Reserved
7	6	5	4	3	2	1	0
PC_INV9	Reserved	PC_PU9	Reserved	Reserved	PC_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS9	PC9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC9 0x1 = AF1 : CMP0_P0 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_TMO 0x4 = AF4 : URT1_RX 0x5 = AF5 : TM20_OC1H 0x6 = AF6 : TM36_OC1H 0x7 = AF7 : Reserved 0x8 = AF8 : MAD12 0x9 = AF9 : MAD6	0x00
11..10	rw	PC_FDIV9	PC9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1	0x00

			0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	
9	rw	PC_ODC9	PC9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV9	PC9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU9	PC9 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM9	PC9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.11. PC10 IO control register

<b>PC_CR10</b>	<b>PC10 IO control register</b>
Offset Address :	0x28
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS10[3:0]				PC_FDIV10[1:0]		PC_ODC10	Reserved
7	6	5	4	3	2	1	0
PC_INV10	Reserved	PC_PU10	Reserved	Reserved	PC_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS10	PC10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC10 0x1 = AF1 : CMP1_P0 0x2 = AF2 : I2C1_SCL 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT2_TX 0x5 = AF5 : Reserved 0x6 = AF6 : TM36_OC2H 0x7 = AF7 : Reserved 0x8 = AF8 : MAD13 0x9 = AF9 : MAD14	0x00
11..10	rw	PC_FDIV10	PC10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC10	PC10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV10	PC10 pin input inverse enable bit.	0x00

			0 = Disable 1 = Enable	
6	-	Reserved	Reserved	0x00
5	rw	PC_PU10	PC10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM10	PC10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.12. PC11 IO control register

<b>PC_CR11</b>	<b>PC11 IO control register</b>
Offset Address :	0x2C
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS11[3:0]				PC_FDIV11[1:0]		PC_ODC11	Reserved
7	6	5	4	3	2	1	0
PC_INV11	Reserved	PC_PU11	Reserved	Reserved	PC_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS11	PC11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC11 0x1 = AF1 : CMP2_P0 0x2 = AF2 : I2C1_SDA 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT2_RX 0x5 = AF5 : Reserved 0x6 = AF6 : TM36_OC3H 0x7 = AF7 : Reserved 0x8 = AF8 : MAD14 0x9 = AF9 : MAD7	0x00
11..10	rw	PC_FDIV11	PC11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC11	PC11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV11	PC11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU11	PC11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00

3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM11	PC11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

### 1.4.13. PC12 IO control register

<b>PC_CR12</b>	<b>PC12 IO control register</b>
Offset Address :	0x30
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS12[3:0]				PC_FDIV12[1:0]		PC_ODC12	Reserved
7	6	5	4	3	2	1	0
PC_INV12	Reserved	PC_PU12	Reserved	Reserved	PC_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS12	PC12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC12 0x1 = AF1 : CMP3_P0 0x2 = AF2 : IR_OUT 0x3 = AF3 : DAC_TRG0 0x4 = AF4 : Reserved 0x5 = AF5 : TM10_TRGO 0x6 = AF6 : TM36_OC3 0x7 = AF7 : Reserved 0x8 = AF8 : MAD15 0x9 = AF9 : Reserved	0x00
11..10	rw	PC_FDIV12	PC12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PC_ODC12	PC12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV12	PC12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU12	PC12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM12	PC12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

## 1.4.14. PC13 IO control register

<b>PC_CR13</b>	<b>PC13 IO control register</b>
Offset Address :	<b>0x34</b>
	Reset Value : <b>0x00000024</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS13[3:0]				PC_FDIV13[1:0]		Reserved	Reserved
7	6	5	4	3	2	1	0
PC_INV13	Reserved	PC_PU13	Reserved	Reserved	PC_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS13	PC13 pin alternate function select. Refer the GPIO AFS table for detail information. When both PC_AFS13=XIN and PC_AFS14=XOUT, the XOSC analog part is enabled. Others the XOSC analog part is disabled. This register default value is affected by the hardware configure register CFG_XOSC_EN after chip reset. 0x0 = AF0 : GPC13 0x1 = AF1 : XIN 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_CTS 0x4 = AF4 : URT2_RX 0x5 = AF5 : TM10_ETR 0x6 = AF6 : TM26_ETR 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	PC_FDIV13	PC13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV13	PC13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU13	PC13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM13	PC13 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

## 1.4.15. PC14 IO control register

<b>PC_CR14</b>	<b>PC14 IO control register</b>
----------------	---------------------------------

Offset Address : 0x38

Reset Value : 0x00000024

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PC_AFS14[3:0]				PC_FDIV14[1:0]		Reserved	Reserved
7	6	5	4	3	2	1	0
PC_INV14	Reserved	PC_PU14	Reserved	PC_HS14	PC_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PC_AFS14	PC14 pin alternate function select. Refer the GPIO AFS table for detail information. When both PC_AFS13=XIN and PC_AFS14=XOUT, the XOSC analog part is enabled. Others the XOSC analog part is disabled. This register default value is affected by the hardware configure register CFG_XOSC_EN after chip reset. 0x0 = AF0 : GPC14 0x1 = AF1 : XOUT 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_RTS 0x4 = AF4 : URT2_TX 0x5 = AF5 : TM10_CKO 0x6 = AF6 : TM26_TRGO 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	PC_FDIV14	PC14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	PC_INV14	PC14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU14	PC14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS14	PC14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM14	PC14 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.16. PC port input filter control register

PC_FLT	PC port input filter control register
Offset Address : 0x40	Reset Value : 0x00000000



31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PC_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PC_FCKS	PC port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRGO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.4.17. PC Register Map

PC Register Map

Register Number = 16

0		PC_IOM0[2:0]	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
---	--	--------------	---	---	---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

PC_IOM8[2:0]	Reserved	Reserved	PC_PU8	Reserved	PC_INV8	PC_ODC8	PC_FDIV8[1:0]	PC_AFS8[3:0]	Reserved	0	0	1
										0	0	1
PC_IOM9[2:0]	Reserved	Reserved	PC_PU9	Reserved	PC_INV9	PC_ODC9	PC_FDIV9[1:0]	PC_AFS9[3:0]	Reserved	0	0	0
										0	0	0
PC_IOM10[2:0]	Reserved	Reserved	PC_PU10	Reserved	PC_INV10	PC_ODC10	PC_FDIV10[1:0]	PC_AFS10[3:0]	Reserved	0	0	0
										0	0	0
PC_IOM11[2:0]	Reserved	Reserved	PC_PU11	Reserved	PC_INV11	PC_ODC11	PC_FDIV11[1:0]	PC_AFS11[3:0]	Reserved	0	0	0
										0	0	0
PC_IOM12[2:0]	Reserved	Reserved	PC_PU12	Reserved	PC_INV12	PC_ODC12	PC_FDIV12[1:0]	PC_AFS12[3:0]	Reserved	0	0	0
										0	0	0
PC_IOM13[2:0]	Reserved	Reserved	PC_PU13	Reserved	PC_INV13	Reserved	PC_FDIV13[1:0]	PC_AFS13[3:0]	Reserved	0	0	0
										0	0	0
PC_IOM14[2:0]	PC_HS14	Reserved	PC_PU14	Reserved	PC_INV14	Reserved	PC_FDIV14[1:0]	PC_AFS14[3:0]	Reserved	0	0	0
										0	0	0
PC_FCKS[2:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0	0	0
										0	0	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved				

## 1.5. Port D Configure Registers

<b>Port D Configure</b>	<b>(PD) Port D IO Mode Configure</b>
Base Address :	<b>0x44030000</b>

### 1.5.1. PD0 IO control register

PD_CR0	PD0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS0[3:0]				PD_FDIV0[1:0]		PD_ODC0	Reserved
7	6	5	4	3	2	1	0
PD_INV0	Reserved	PD_PU0	Reserved	PD_HS0	PD_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS0	PD0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD0 0x1 = AF1 : OBM_I0 0x2 = AF2 : TM10_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_CKO 0x6 = AF6 : TM36_OC2 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : MCLK	0x00
11..10	rw	PD_FDIV0	PD0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC0	PD0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV0	PD0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU0	PD0 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS0	PD0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM0	PD0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.2. PD1 IO control register

PD_CR1	PD1 IO control register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS1[3:0]				PD_FDIV1[1:0]		PD_ODC1	Reserved
7	6	5	4	3	2	1	0
PD_INV1	Reserved	PD_PU1	Reserved	PD_HS1	PD_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS1	PD1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD1 0x1 = AF1 : OBM_I1 0x2 = AF2 : TM16_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : Reserved 0x5 = AF5 : TM26_CKO 0x6 = AF6 : TM36_OC2N 0x7 = AF7 : SPI0_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	PD_FDIV1	PD1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC1	PD1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV1	PD1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU1	PD1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS1	PD1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM1	PD1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.3. PD2 IO control register

PD_CR2	PD2 IO control register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16

Reserved							
15	14	13	12	11	10	9	8
PD_AFS2[3:0]				PD_FDIV2[1:0]		PD_ODC2	Reserved
7	6	5	4	3	2	1	0
PD_INV2	Reserved	PD_PU2	Reserved	PD_HS2	PD_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS2	PD2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD2 0x1 = AF1 : Reserved 0x2 = AF2 : TM00_CKO 0x3 = AF3 : URT1_CLK 0x4 = AF4 : TM26_OC00 0x5 = AF5 : TM20_CKO 0x6 = AF6 : TM36_CKO 0x7 = AF7 : SPI0_MOSI 0x8 = AF8 : Reserved 0x9 = AF9 : MAD4	0x00
11..10	rw	PD_FDIV2	PD2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC2	PD2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV2	PD2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU2	PD2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS2	PD2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM2	PD2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.5.4. PD3 IO control register

PD_CR3	PD3 IO control register
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS3[3:0]				PD_FDIV3[1:0]		PD_ODC3	Reserved
7	6	5	4	3	2	1	0
PD_INV3	Reserved	PD_PU3	Reserved	PD_HS3	PD_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS3</b>	PD3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD3 0x1 = AF1 : Reserved 0x2 = AF2 : TM01_CKO 0x3 = AF3 : URT1_CLK 0x4 = AF4 : URT3_CLK 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_CKO 0x7 = AF7 : SPI0_D3 0x8 = AF8 : Reserved 0x9 = AF9 : MAD7	0x00
11..10	rw	<b>PD_FDIV3</b>	PD3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC3</b>	PD3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV3</b>	PD3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PD_PU3</b>	PD3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>PD_HS3</b>	PD3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PD_IOM3</b>	PD3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.5. PD4 IO control register

<b>PD_CR4</b>	<b>PD4 IO control register</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PD_AFS4[3:0]</b>				<b>PD_FDIV4[1:0]</b>		<b>PD_ODC4</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PD_INV4</b>	<b>Reserved</b>	<b>PD_PU4</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PD_IOM4[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS4</b>	PD4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD4 0x1 = AF1 : TM00_TRGO	0x00

			0x2 = AF2 : TM01_TRGO 0x3 = AF3 : URT1_TX 0x4 = AF4 : URT3_RTS 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC00 0x7 = AF7 : SPI0_D2 0x8 = AF8 : Reserved 0x9 = AF9 : MAD6	
11..10	rw	<b>PD_FDIV4</b>	PD4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC4</b>	PD4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV4</b>	PD4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PD_PU4</b>	PD4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PD_IOM4</b>	PD4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.6. PD5 IO control register

<b>PD_CR5</b>	<b>PD5 IO control register</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PD_AFS5[3:0]</b>				<b>PD_FDIV5[1:0]</b>		<b>PD_ODC5</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PD_INV5</b>	<b>Reserved</b>	<b>PD_PU5</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PD_IOM5[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS5</b>	PD5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD5 0x1 = AF1 : TM00_ETR 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_RX 0x4 = AF4 : URT3_CTS 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC01 0x7 = AF7 : SPI0_MISO 0x8 = AF8 : Reserved 0x9 = AF9 : MAD5	0x00



11..10	rw	<b>PD_FDIV5</b>	PD5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC5</b>	PD5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV5</b>	PD5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PD_PU5</b>	PD5 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PD_IOM5</b>	PD5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.7. PD6 IO control register

<b>PD_CR6</b>	<b>PD6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PD_AFS6[3:0]</b>				<b>PD_FDIV6[1:0]</b>		<b>PD_ODC6</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PD_INV6</b>	<b>Reserved</b>	<b>PD_PU6</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PD_IOM6[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS6</b>	PD6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD6 0x1 = AF1 : CPU_NMI 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_NSS 0x4 = AF4 : URT3_DE 0x5 = AF5 : SPI0_NSSI 0x6 = AF6 : TM26_OC02 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	<b>PD_FDIV6</b>	PD6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC6</b>	PD6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00

8	-	Reserved	Reserved	0x00
7	rw	PD_INV6	PD6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU6	PD6 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM6	PD6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.8. PD7 IO control register

<b>PD_CR7</b>	<b>PD7 IO control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS7[3:0]				PD_FDIV7[1:0]		PD_ODC7	Reserved
7	6	5	4	3	2	1	0
PD_INV7	Reserved	PD_PU7	Reserved	Reserved	PD_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS7	PD7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD7 0x1 = AF1 : TM00_CKO 0x2 = AF2 : TM01_ETR 0x3 = AF3 : URT1_DE 0x4 = AF4 : URT3_NSS 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC0N 0x7 = AF7 : SPI0_D4 0x8 = AF8 : Reserved 0x9 = AF9 : MAD0	0x00
11..10	rw	PD_FDIV7	PD7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC7	PD7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV7	PD7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU7	PD7 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00

4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM7	PD7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.9. PD8 IO control register

<b>PD_CR8</b>	<b>PD8 IO control register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS8[3:0]				PD_FDIV8[1:0]		PD_ODC8	Reserved
7	6	5	4	3	2	1	0
PD_INV8	Reserved	PD_PU8	Reserved	Reserved	PD_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS8	PD8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD8 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_RTS 0x4 = AF4 : URT3_TX 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC10 0x7 = AF7 : SPI0_D7 0x8 = AF8 : Reserved 0x9 = AF9 : MAD3	0x00
11..10	rw	PD_FDIV8	PD8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC8	PD8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV8	PD8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU8	PD8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM8	PD8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.5.10. PD9 IO control register

<b>PD_CR9</b>	<b>PD9 IO control register</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS9[3:0]				PD_FDIV9[1:0]		PD_ODC9	Reserved
7	6	5	4	3	2	1	0
PD_INV9	Reserved	PD_PU9	Reserved	Reserved	PD_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS9	PD9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD9 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_CTS 0x4 = AF4 : URT3_RX 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC11 0x7 = AF7 : SPI0_D6 0x8 = AF8 : Reserved 0x9 = AF9 : MAD2	0x00
11..10	rw	PD_FDIV9	PD9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC9	PD9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV9	PD9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU9	PD9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM9	PD9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.5.11. PD10 IO control register

<b>PD_CR10</b>	<b>PD10 IO control register</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16

Reserved							
15	14	13	12	11	10	9	8
PD_AFS10[3:0]				PD_FDIV10[1:0]		PD_ODC10	Reserved
7	6	5	4	3	2	1	0
PD_INV10	Reserved	PD_PU10	Reserved	Reserved	PD_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS10	PD10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD10 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_BRO 0x4 = AF4 : URT3_BRO 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC12 0x7 = AF7 : SPI0_D5 0x8 = AF8 : Reserved 0x9 = AF9 : MAD1	0x00
11..10	rw	PD_FDIV10	PD10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC10	PD10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV10	PD10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU10	PD10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM10	PD10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.12. PD11 IO control register

PD_CR11	PD11 IO control register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS11[3:0]				PD_FDIV11[1:0]		PD_ODC11	Reserved
7	6	5	4	3	2	1	0
PD_INV11	Reserved	PD_PU11	Reserved	Reserved	PD_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..12	rw	<b>PD_AFS11</b>	PD11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD11 0x1 = AF1 : CPU_NMI 0x2 = AF2 : DMA_TRG1 0x3 = AF3 : URT1_TMO 0x4 = AF4 : URT3_TMO 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC1N 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : MWE	0x00
11..10	rw	<b>PD_FDIV11</b>	PD11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC11</b>	PD11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV11</b>	PD11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PD_PU11</b>	PD11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PD_IOM11</b>	PD11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.13. PD12 IO control register

<b>PD_CR12</b>	<b>PD12 IO control register</b>
Offset Address :	<b>0x30</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PD_AFS12[3:0]</b>				<b>PD_FDIV12[1:0]</b>		<b>PD_ODC12</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PD_INV12</b>	<b>Reserved</b>	<b>PD_PU12</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PD_IOM12[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS12</b>	PD12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD12 0x1 = AF1 : CMP0_P0 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : TM00_CKO 0x5 = AF5 : SPI0_CLK	0x00

			0x6 = AF6 : TM20_OC0H 0x7 = AF7 : TM26_OC0H 0x8 = AF8 : Reserved 0x9 = AF9 : MALE2	
11..10	rw	PD_FDIV12	PD12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC12	PD12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV12	PD12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU12	PD12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM12	PD12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.5.14. PD13 IO control register

<b>PD_CR13</b>	<b>PD13 IO control register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS13[3:0]				PD_FDIV13[1:0]		PD_ODC13	Reserved
7	6	5	4	3	2	1	0
PD_INV13	Reserved	PD_PU13	Reserved	Reserved	PD_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS13	PD13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD13 0x1 = AF1 : CMP1_P0 0x2 = AF2 : Reserved 0x3 = AF3 : OBM_P1 0x4 = AF4 : TM00_TRGO 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_OC1H 0x7 = AF7 : TM26_OC1H 0x8 = AF8 : Reserved 0x9 = AF9 : MCE	0x00
11..10	rw	PD_FDIV13	PD13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9	rw	<b>PD_ODC13</b>	PD13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV13</b>	PD13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PD_PU13</b>	PD13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PD_IOM13</b>	PD13 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.15. PD14 IO control register

<b>PD_CR14</b>	<b>PD14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PD_AFS14[3:0]</b>				<b>PD_FDIV14[1:0]</b>		<b>PD_ODC14</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PD_INV14</b>	<b>Reserved</b>	<b>PD_PU14</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PD_IOM14[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PD_AFS14</b>	PD14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD14 0x1 = AF1 : CMP2_P0 0x2 = AF2 : Reserved 0x3 = AF3 : DAC_TRG0 0x4 = AF4 : TM00_ETR 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_IC0 0x7 = AF7 : TM26_IC0 0x8 = AF8 : Reserved 0x9 = AF9 : MOE	0x00
11..10	rw	<b>PD_FDIV14</b>	PD14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	<b>PD_ODC14</b>	PD14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PD_INV14</b>	PD14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00



6	-	Reserved	Reserved	0x00
5	rw	PD_PU14	PD14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM14	PD14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.16. PD15 IO control register

<b>PD_CR15</b>	<b>PD15 IO control register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_AFS15[3:0]				PD_FDIV15[1:0]		PD_ODC15	Reserved
7	6	5	4	3	2	1	0
PD_INV15	Reserved	PD_PU15	Reserved	Reserved	PD_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PD_AFS15	PD15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD15 0x1 = AF1 : CMP3_P0 0x2 = AF2 : Reserved 0x3 = AF3 : IR_OUT 0x4 = AF4 : DMA_TRG0 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_IC1 0x7 = AF7 : TM26_IC1 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	0x00
11..10	rw	PD_FDIV15	PD15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PD_ODC15	PD15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PD_INV15	PD15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU15	PD15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PD_IOM15	PD15 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.5.17. PD port input filter control register

<b>PD_FLT</b>	<b>PD port input filter control register</b>
Offset Address :	Reset Value :

0x40

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PD_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PD_FCKS	PD port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRGO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.5.18. PD Register Map

PD Register Map

Register Number = 17

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

MG32F02A Register Definitions (2022\_1109) Page-108

## 1.6. Port E Configure Registers

<b>Port E Configure</b>	<b>(PE) Port E IO Mode Configure</b>
Base Address :	<b>0x44040000</b>

### 1.6.1. PE0 IO control register

PE_CR0		PE0 IO control register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS0[3:0]				PE_FDIV0[1:0]		PE_ODC0[1:0]	
7	6	5	4	3	2	1	0
PE_INV0	Reserved	PE_PU0	Reserved	Reserved	PE_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS0	PE0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE0 0x1 = AF1 : OBM_I0 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_TX 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_OC00 0x7 = AF7 : TM26_OC00 0x8 = AF8 : MALE 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV0	PE0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	rw	PE_ODC0	PE0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
7	rw	PE_INV0	PE0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU0	PE0 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM0	PE0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.2. PE1 IO control register

PE_CR1	PE1 IO control register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS1[3:0]				PE_FDIV1[1:0]		PE_ODC1[1:0]	
7	6	5	4	3	2	1	0
PE_INV1	Reserved	PE_PU1	Reserved	Reserved	PE_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS1	PE1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE1 0x1 = AF1 : OBM_I1 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_RX 0x4 = AF4 : DMA_TRG1 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_OC01 0x7 = AF7 : TM26_OC01 0x8 = AF8 : MOE 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV1	PE1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	rw	PE_ODC1	PE1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
7	rw	PE_INV1	PE1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU1	PE1 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM1	PE1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.3. PE2 IO control register

PE_CR2	PE2 IO control register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
PE_AFS2[3:0]				PE_FDIV2[1:0]		PE_ODC2[1:0]	
7	6	5	4	3	2	1	0
PE_INV2	Reserved	PE_PU2	Reserved	Reserved	PE_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS2	PE2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE2 0x1 = AF1 : Reserved 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_TX 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_OC02 0x7 = AF7 : TM26_OC02 0x8 = AF8 : MWE 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV2	PE2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	rw	PE_ODC2	PE2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
7	rw	PE_INV2	PE2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU2	PE2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM2	PE2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.6.4. PE3 IO control register

<b>PE_CR3</b>	<b>PE3 IO control register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS3[3:0]				PE_FDIV3[1:0]		PE_ODC3[1:0]	
7	6	5	4	3	2	1	0
PE_INV3	Reserved	PE_PU3	Reserved	Reserved	PE_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..12	rw	<b>PE_AFS3</b>	PE3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE3 0x1 = AF1 : OBM_P1 0x2 = AF2 : Reserved 0x3 = AF3 : URT1_RX 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM20_OC0N 0x7 = AF7 : TM26_OC0N 0x8 = AF8 : MCE 0x9 = AF9 : MALE2	0x00
11..10	rw	<b>PE_FDIV3</b>	PE3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	rw	<b>PE_ODC3</b>	PE3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
7	rw	<b>PE_INV3</b>	PE3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PE_PU3</b>	PE3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PE_IOM3</b>	PE3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.5. PE8 IO control register

<b>PE_CR8</b>	<b>PE8 IO control register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>PE_AFS8[3:0]</b>				<b>PE_FDIV8[1:0]</b>		<b>PE_ODC8</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>PE_INV8</b>	<b>Reserved</b>	<b>PE_PU8</b>	<b>Reserved</b>	<b>Reserved</b>	<b>PE_IOM8[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	rw	<b>PE_AFS8</b>	PE8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE8 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : OBM_I0 0x3 = AF3 : URT2_TX 0x4 = AF4 : Reserved	0x00



			0x5 = AF5 : TM36_CKO 0x6 = AF6 : TM20_CKO 0x7 = AF7 : TM26_CKO 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved	
11..10	rw	PE_FDIV8	PE8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PE_ODC8	PE8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV8	PE8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU8	PE8 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM8	PE8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.6. PE9 IO control register

<b>PE_CR9</b>	<b>PE9 IO control register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS9[3:0]				PE_FDIV9[1:0]		PE_ODC9	Reserved
7	6	5	4	3	2	1	0
PE_INV9	Reserved	PE_PU9	Reserved	Reserved	PE_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS9	PE9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE9 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : OBM_I1 0x3 = AF3 : URT2_RX 0x4 = AF4 : Reserved 0x5 = AF5 : TM36_TRGO 0x6 = AF6 : TM20_TRGO 0x7 = AF7 : TM26_TRGO 0x8 = AF8 : Reserved 0x9 = AF9 : MOE	0x00
11..10	rw	PE_FDIV9	PE9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1	0x00

			0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	
9	rw	PE_ODC9	PE9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV9	PE9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU9	PE9 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM9	PE9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.7. PE12 IO control register

<b>PE_CR12</b>	<b>PE12 IO control register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS12[3:0]				PE_FDIV12[1:0]		PE_ODC12	Reserved
7	6	5	4	3	2	1	0
PE_INV12	Reserved	PE_PU12	Reserved	Reserved	PE_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS12	PE12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE12 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : Reserved 0x3 = AF3 : URT3_TX 0x4 = AF4 : TM01_CKO 0x5 = AF5 : TM16_CKO 0x6 = AF6 : TM20_OC10 0x7 = AF7 : TM26_OC10 0x8 = AF8 : MBW0 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV12	PE12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PE_ODC12	PE12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV12	PE12 pin input inverse enable bit. 0 = Disable	0x00

			1 = Enable	
6	-	Reserved	Reserved	0x00
5	rw	PE_PU12	PE12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM12	PE12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.8. PE13 IO control register

<b>PE_CR13</b>	<b>PE13 IO control register</b>
Offset Address :	Reset Value :
<b>0x34</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS13[3:0]				PE_FDIV13[1:0]		PE_ODC13	Reserved
7	6	5	4	3	2	1	0
PE_INV13	Reserved	PE_PU13	Reserved	Reserved	PE_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS13	PE13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE13 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : Reserved 0x3 = AF3 : URT3_RX 0x4 = AF4 : TM01_TRGO 0x5 = AF5 : TM16_TRGO 0x6 = AF6 : TM20_OC11 0x7 = AF7 : TM26_OC11 0x8 = AF8 : MBW1 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV13	PE13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PE_ODC13	PE13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV13	PE13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU13	PE13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM13	PE13 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

### 1.6.9. PE14 IO control register

<b>PE_CR14</b>	<b>PE14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS14[3:0]				PE_FDIV14[1:0]		PE_ODC14	Reserved
7	6	5	4	3	2	1	0
PE_INV14	Reserved	PE_PU14	Reserved	Reserved	PE_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS14	PE14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE14 0x1 = AF1 : RTC_OUT 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : TM01_ETR 0x5 = AF5 : TM16_ETR 0x6 = AF6 : TM20_OC12 0x7 = AF7 : TM26_OC12 0x8 = AF8 : MALE2 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV14	PE14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PE_ODC14	PE14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV14	PE14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU14	PE14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM14	PE14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.10. PE15 IO control register

<b>PE_CR15</b>	<b>PE15 IO control register</b>
----------------	---------------------------------

Offset Address : **0x3C**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_AFS15[3:0]				PE_FDIV15[1:0]		PE_ODC15	Reserved
7	6	5	4	3	2	1	0
PE_INV15	Reserved	PE_PU15	Reserved	Reserved	PE_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	rw	PE_AFS15	PE15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE15 0x1 = AF1 : RTC_TS 0x2 = AF2 : Reserved 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : TM36_ETR 0x6 = AF6 : TM20_OC1N 0x7 = AF7 : TM26_OC1N 0x8 = AF8 : MALE 0x9 = AF9 : Reserved	0x00
11..10	rw	PE_FDIV15	PE15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9	rw	PE_ODC15	PE15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
8	-	Reserved	Reserved	0x00
7	rw	PE_INV15	PE15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU15	PE15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PE_IOM15	PE15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.11. PE port input filter control register

**PE\_FLT****PE port input filter control register**Offset Address : **0x40**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							

7	6	5	4	3	2	1	0
Reserved		Reserved			PE_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PE_FCKS	PE port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.6.12. PE Register Map

PE Register Map

Register Number = 11

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
0x00	PE_CR0	Reserved										PE_AFS0[3:0]										PE_FDIV0[1:0]		PE_ODC0[1:0]		PE_PU0		Reserved		Reserved		Reserved		PE_IOM0[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x04	PE_CR1	Reserved										PE_AFS1[3:0]										PE_FDIV1[1:0]		PE_ODC1[1:0]		PE_PU1		Reserved		Reserved		Reserved		PE_IOM1[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x08	PE_CR2	Reserved										PE_AFS2[3:0]										PE_FDIV2[1:0]		PE_ODC2[1:0]		PE_PU2		Reserved		Reserved		Reserved		PE_IOM2[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x0C	PE_CR3	Reserved										PE_AFS3[3:0]										PE_FDIV3[1:0]		PE_ODC3[1:0]		PE_PU3		Reserved		Reserved		Reserved		PE_IOM3[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x20	PE_CR8	Reserved										PE_AFS8[3:0]										PE_FDIV8[1:0]		PE_ODC8		Reserved		PE_INV8		Reserved		Reserved		PE_IOM8[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x24	PE_CR9	Reserved										PE_AFS9[3:0]										PE_FDIV9[1:0]		PE_ODC9		Reserved		PE_INV9		Reserved		Reserved		PE_IOM9[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x30	PE_CR12	Reserved										PE_AFS12[3:0]										PE_FDIV12[1:0]		PE_ODC12		Reserved		PE_INV12		Reserved		Reserved		PE_IOM12[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x34	PE_CR13	Reserved										PE_AFS13[3:0]										PE_FDIV13[1:0]		PE_ODC13		Reserved		PE_INV13		Reserved		Reserved		PE_IOM13[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

0x38	PE_CR14	Reserved	PE_AFS14[3:0]	PE_FDIV14[1:0]	PE_ODC14	Reserved	PE_INV14	Reserved	PE_PU14	Reserved	PE_IOM14[2:0]	PE_IOM14[2:0]		
												0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	PE_CR15	Reserved	PE_AFS15[3:0]	PE_FDIV15[1:0]	PE_ODC15	Reserved	PE_INV15	Reserved	PE_PU15	Reserved	PE_IOM15[2:0]	PE_IOM15[2:0]		
												0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	PE_FLT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PE_FCKS[2:0]	PE_FCKS[2:0]		
												0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0



## 1.7. GPL Control Registers

<b>GPL Control</b>	<b>(GPL) General Purpose Logic Control</b>
Base Address :	<b>0x4B000000</b>

### 1.7.1. GPL status register

<b>GPL_STA</b>	<b>GPL status register</b>		
Offset Address :	<b>0x00</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	GPL_PAR32_OUT	GPL_PAR16_OUT[1:0]		GPL_PAR8_OUT[3:0]			
7	6	5	4	3	2	1	0
Reserved							Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	r	GPL_PAR32_OUT	GPL 32-bit data parity check output.	0x00
13..12	r	GPL_PAR16_OUT	GPL 16-bit data parity check output.	0x00
11..8	r	GPL_PAR8_OUT	GPL 8-bit data parity check output.	0x00
7..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.7.2. GPL control register 0

GPL_CR0		GPL control register 0	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
GPL_DMA_EN	Reserved	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					GPL_PAR_POL	Reserved	
7	6	5	4	3	2	1	0
Reserved	GPL_IN_INV	Reserved		GPL_BREV_MDS[1:0]		GPL_BEND_EN	Reserved

Bit	Attr	Bit Name	Description	Reset
31	rw	GPL_DMA_EN	Direct memory access enable bit. When enables, hardware can receive the data from DMA to do GPL process. 0 = Disable 1 = Enable	0x00
30	-	Reserved	Reserved	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	GPL_PAR_POL	Data parity check polarity select. 0 = Even 1 = Odd	0x00
9..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	GPL_IN_INV	Inverse input data enable. 0 = Disable 1 = Enable	0x00
5..4	-	Reserved	Reserved	0x00

3..2	rw	<b>GPL_BREV_MDS</b>	Data bit order reverse change mode select. When DMA enable bit is set in GPL_DMA_EN, the register is only able to set 'Disable' or '8bit'. 0x0 = Disable 0x1 = 8bit : 8-bit range bit order reverse 0x2 = 16bit : 16-bit range bit order reverse 0x3 = 32bit : 32-bit range bit order reverse	0x00
1	rw	<b>GPL_BEND_EN</b>	Data byte big/little endian change mode enable. When DMA enable bit is set in GPL_DMA_EN, the register is fixed 'Disable' setting by hardware. 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.7.3. GPL control register 1

<b>GPL_CR1</b>	<b>GPL control register 1</b>
Offset Address :	Reset Value :

0x14

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						Reserved	
7	6	5	4	3	2	1	0
GPL_CRC_BREV[1:0]		GPL_CRC_DSIZE[1:0]		GPL_CRC_MDS[1:0]		Reserved	GPL_CRC_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7..6	rw	<b>GPL_CRC_BREV</b>	CRC data output bit order reverse change mode select. 0x0 = Disable 0x1 = 8bit : 8-bit range bit order reverse 0x2 = 16bit : 16-bit range bit order reverse 0x3 = 32bit : 32-bit range bit order reverse	0x00
5..4	rw	<b>GPL_CRC_DSIZE</b>	CRC operation data size. When DMA enable bit is set in GPL_DMA_EN, the register is fixed 8-bit setting by hardware. 0x0 = 8bit 0x1 = 16bit 0x2 = 32bit 0x3 = Reserved	0x00
3..2	rw	<b>GPL_CRC_MDS</b>	CRC mode select. 0x0 = CCITT16 : polynomial 0x1021 0x1 = CRC8 : polynomial 0x07 0x2 = CRC16 : polynomial 0x8005 0x3 = CRC32 : polynomial 0x4C11DB7	0x00
1	-	Reserved	Reserved	0x00
0	rw	<b>GPL_CRC_EN</b>	CRC function enable bit. 0 = Disable 1 = Enable	0x00

### 1.7.4. GPL data input register

<b>GPL_DIN</b>	<b>GPL data input register</b>
Offset Address :	Reset Value :

0x18

0x00000000

31	30	29	28	27	26	25	24
GPL_DIN[31:24]							

23	22	21	20	19	18	17	16
GPL_DIN[23:16]							
15	14	13	12	11	10	9	8
GPL_DIN[15:8]							
7	6	5	4	3	2	1	0
GPL_DIN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	GPL_DIN	GPL data input register. For write operation, this register is used to write new calculation data.	0x00000000

### 1.7.5. GPL data output register

<b>GPL_DOUT</b>	<b>GPL data output register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
GPL_DOUT[31:24]							
23	22	21	20	19	18	17	16
GPL_DOUT[23:16]							
15	14	13	12	11	10	9	8
GPL_DOUT[15:8]							
7	6	5	4	3	2	1	0
GPL_DOUT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	GPL_DOUT	GPL data output register.	0x00000000

### 1.7.6. GPL CRC initial register

<b>GPL_CRCINIT</b>	<b>GPL CRC initial register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
GPL_CRC_INIT[31:24]							
23	22	21	20	19	18	17	16
GPL_CRC_INIT[23:16]							
15	14	13	12	11	10	9	8
GPL_CRC_INIT[15:8]							
7	6	5	4	3	2	1	0
GPL_CRC_INIT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	GPL_CRC_INIT	Programmable initial CRC value. The CRC calculator data can be initialized to this value by write operation for this register. This register needs to be initialized every time doing CRC process.	0x00000000

## 1.7.7. GPL Register Map

GPL Register Map

Register Number = 6

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0										
0x00	GPL_STA	Reserved														GPL_PAR32_OUT			GPL_PAR16_OUT [1:0]			GPL_PAR8_OUT [3:0]			Reserved			Reserved			Reserved			Reserved		Reserved							
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x10	GPL_CR0	Reserved														Reserved			Reserved			GPL_PAR_POL			Reserved			Reserved			GPL_IN_INV			Reserved			GPL_BREV_MDS [1:0]			GPL_BEND_EN		Reserved	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
0x14	GPL_CR1	Reserved														Reserved			Reserved			Reserved			Reserved			GPL_CRC_BREV [1:0]			GPL_CRC_DSIZE [1:0]			GPL_CRC_MDS [1:0]			Reserved		GPL_CRC_EN		Reserved		
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
0x18	GPL_DIN	GPL_DIN[31:0]																																0									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
0x1C	GPL_DOUT	GPL_DOUT[31:0]																																0									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
0x24	GPL_CRCINIT	GPL_CRC_INIT [31:0]																																0									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									

## 1.8. DMA Control Registers

<b>DMA Control</b>	<b>(DMA) Direct Memory Access Control</b>
Base Address :	<b>0x4BF00000</b>

### 1.8.1. DMA status register

DMA_STA	DMA status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved						
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				DMA_CH2_ERRF	DMA_CH2_THF	DMA_CH2_TCF	DMA_CH2_GIF
7	6	5	4	3	2	1	0
DMA_CH1_ERRF	DMA_CH1_THF	DMA_CH1_TCF	DMA_CH1_GIF	DMA_CH0_ERRF	DMA_CH0_THF	DMA_CH0_TCF	DMA_CH0_GIF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11	rw	DMA_CH2_ERRF	DMA channel-2 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
10	rw	DMA_CH2_THF	DMA channel-2 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
9	rw	DMA_CH2_TCF	DMA channel-2 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
8	r	DMA_CH2_GIF	DMA channel-2 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
7	rw	DMA_CH1_ERRF	DMA channel-1 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
6	rw	DMA_CH1_THF	DMA channel-1 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	DMA_CH1_TCF	DMA channel-1 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	r	DMA_CH1_GIF	DMA channel-1 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	rw	DMA_CH0_ERRF	DMA channel-0 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
2	rw	DMA_CH0_THF	DMA channel-0 transfer half flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (reset event happened)	
1	rw	<b>DMA_CH0_TCF</b>	DMA channel-0 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	r	<b>DMA_CH0_GIF</b>	DMA channel-0 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00

### 1.8.2. DMA interrupt enable register

<b>DMA_INT</b>	<b>DMA interrupt enable register</b>
Offset Address :	<b>0x04</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							<b>DMA_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>DMA_IEA</b>	DMA interrupt all enable. When disables, the INT_DMA global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.8.3. DMA global control register 0

<b>DMA_CR0</b>	<b>DMA global control register 0</b>
Offset Address :	<b>0x10</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					<b>DMA_CH2_ENB</b>	<b>DMA_CH1_ENB</b>	<b>DMA_CH0_ENB</b>
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		<b>DMA_GPL_CHS[1:0]</b>		Reserved		<b>DMA_PRI_MDS</b>	<b>DMA_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	<b>DMA_CH2_ENB</b>	DMA channel-0 operation enable bit. This bit is as same as DMA_CH2_EN. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH1_ENB</b>	DMA channel-0 operation enable bit. This bit is as same as DMA_CH1_EN.	0x00

			0 = Disable 1 = Enable	
16	rw	<b>DMA_CH0_ENB</b>	DMA channel-0 operation enable bit. This bit is as same as DMA_CH0_EN. 0 = Disable 1 = Enable	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>DMA_GPL_CHS</b>	DMA channel select for extra GPL function. These bits are used to disable or select one channel to send the channel transfer data extra to GPL. The choice channel processes the DMA operation which one request source transfers to another destination. The GPL is including of CRC, byte order change, bit order change, .... 0x0 = Disable : no any channel with GPL function 0x1 = CH0 0x2 = CH1 0x3 = CH2	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>DMA_PRI_MDS</b>	DMA channel priority mode select. 0 = Round : control by Round Robin method 1 = Level : control by channel priority level	0x00
0	rw	<b>DMA_EN</b>	DMA controller enable. 0 = Disable 1 = Enable	0x00

#### 1.8.4. DMA channel-0 control register 0

<b>DMA_CH0A</b>	<b>DMA channel-0 control register 0</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>DMA_CH0_ERR2F</b>	<b>DMA_CH0_TH2F</b>	<b>DMA_CH0_TC2F</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>DMA_CH0_EIE</b>	<b>DMA_CH0_HIE</b>	<b>DMA_CH0_CIE</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>DMA_CH0_REQ</b>	<b>Reserved</b>	<b>DMA_CH0_BSIZE[1:0]</b>		<b>DMA_CH0_PLS[1:0]</b>		<b>DMA_CH0_XMDS[1:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>		<b>DMA_CH0_ADSEL</b>	<b>DMA_CH0_LOOP</b>	<b>DMA_CH0_HOLD</b>	<b>DMA_CH0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27	rw	<b>DMA_CH0_ERR2F</b>	DMA channel-0 transfer error flag. This bit is same as DMA_CH0_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	<b>DMA_CH0_TH2F</b>	DMA channel-0 transfer half flag. This bit is same as DMA_CH0_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	<b>DMA_CH0_TC2F</b>	DMA channel-0 transfer complete flag. This bit is same as DMA_CH0_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>DMA_CH0_EIE</b>	DMA channel-0 transfer error interrupt enable.	0x00

			0 = Disable 1 = Enable	
18	rw	<b>DMA_CH0_HIE</b>	DMA channel-0 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH0_CIE</b>	DMA channel-0 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>DMA_CH0_REQ</b>	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>DMA_CH0_BSIZE</b>	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two for EMB 16-bit data bus setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	<b>DMA_CH0_PLS</b>	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	<b>DMA_CH0_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH0_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH0_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH0_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH0_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00



## 1.8.5. DMA channel-0 control register 1

<b>DMA_CH0B</b>	<b>DMA channel-0 control register 1</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							DMA_CH0_XPIN
23	22	21	20	19	18	17	16
Reserved		Reserved		DMA_CH0_DSYNC	DMA_CH0_SSYNC	DMA_CH0_DINC	DMA_CH0_SINC
15	14	13	12	11	10	9	8
Reserved				DMA_CH0_DET[3:0]			
7	6	5	4	3	2	1	0
Reserved				DMA_CH0_SRC[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	DMA_CH0_XPIN	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH0_DSYNC	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH0_SSYNC	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH0_DINC	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
16	rw	DMA_CH0_SINC	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11..8	rw	DMA_CH0_DET	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	DMA_CH0_SRC	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

## 1.8.6. DMA channel-0 control register 1

<b>DMA_CH0NUM</b>	<b>DMA channel-0 control register 1</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

DMA_CH0_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	DMA_CH0_NUM	DMA transfer data count initial number. Value 0 is meaning that no data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH0_BSIZE setting size.	0x0000

### 1.8.7. DMA channel-0 control register 1

DMA_CH0CNT	DMA channel-0 control register 1
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH0_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	DMA_CH0_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH0_LOOP is enabled, this register will be reloaded automatically by DMA_CH0_NUM after previous transfer is completed.	0x0000

### 1.8.8. DMA channel-0 source start address register

DMA_CH0SSA	DMA channel-0 source start address register
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH0_SSA	DMA source memory transfer start address.	0x00000000

### 1.8.9. DMA channel-0 source current address register

DMA_CH0SCA	DMA channel-0 source current address register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_SCA[31:24]							

23	22	21	20	19	18	17	16
DMA_CH0_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH0_SCA	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.10. DMA channel-0 destination start address register

<b>DMA_CH0DSA</b>	<b>DMA channel-0 destination start address register</b>
Offset Address :	Reset Value :
0x38	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH0_DSA	DMA destination memory transfer start address.	0x00000000

### 1.8.11. DMA channel-0 destination current address register

<b>DMA_CH0DCA</b>	<b>DMA channel-0 destination current address register</b>
Offset Address :	Reset Value :
0x3C	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH0_DCA	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.12. DMA channel-1 control register 0

<b>DMA_CH1A</b>	<b>DMA channel-1 control register 0</b>
Offset Address :	Reset Value :
0x40	0x00000000

31	30	29	28	27	26	25	24
Reserved				DMA_CH1_ERR2F	DMA_CH1_TH2F	DMA_CH1_TC2F	Reserved

23	22	21	20	19	18	17	16
Reserved				DMA_CH1_EIE	DMA_CH1_HIE	DMA_CH1_CIE	Reserved
15	14	13	12	11	10	9	8
DMA_CH1_REQ	Reserved	DMA_CH1_BSIZE[1:0]		DMA_CH1_PLS[1:0]		DMA_CH1_XMDS[1:0]	
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved		DMA_CH1_ADSEL	DMA_CH1_LOOP	DMA_CH1_HOLD	DMA_CH1_EN

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	DMA_CH1_ERR2F	DMA channel-1 transfer error flag. This bit is same as DMA_CH1_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	DMA_CH1_TH2F	DMA channel-1 transfer half flag. This bit is same as DMA_CH1_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	DMA_CH1_TC2F	DMA channel-1 transfer complete flag. This bit is same as DMA_CH1_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH1_EIE	DMA channel-1 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH1_HIE	DMA channel-1 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH1_CIE	DMA channel-1 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	Reserved	Reserved	0x00
15	rw	DMA_CH1_REQ	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	Reserved	Reserved	0x00
13..12	rw	DMA_CH1_BSIZE	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two for EMB 16-bit data bus setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	DMA_CH1_PLS	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	DMA_CH1_XMDS	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode	0x00

			0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3	rw	DMA_CH1_ADSEL	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	DMA_CH1_LOOP	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	DMA_CH1_HOLD	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	DMA_CH1_EN	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.13. DMA channel-1 control register 1

<b>DMA_CH1B</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							DMA_CH1_XPIN
23	22	21	20	19	18	17	16
Reserved		Reserved		DMA_CH1_DSINC	DMA_CH1_SSINC	DMA_CH1_DINC	DMA_CH1_SINC
15	14	13	12	11	10	9	8
Reserved				DMA_CH1_DET[3:0]			
7	6	5	4	3	2	1	0
Reserved				DMA_CH1_SRC[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	DMA_CH1_XPIN	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH1_DSINC	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH1_SSINC	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable	0x00

			1 = Enable	
17	rw	DMA_CH1_DINC	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
16	rw	DMA_CH1_SINC	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11..8	rw	DMA_CH1_DET	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	DMA_CH1_SRC	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

#### 1.8.14. DMA channel-1 control register 1

<b>DMA_CH1NUM</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH1_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	DMA_CH1_NUM	DMA transfer data count initial number. Value 0 is meaning that no data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH1_BSIZE setting size.	0x0000

#### 1.8.15. DMA channel-1 control register 1

<b>DMA_CH1CNT</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH1_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	DMA_CH1_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after	0x0000

		each DMA transfer. When DMA_CH1_LOOP is enabled, this register will be reloaded automatically by DMA_CH1_NUM after previous transfer is completed.	
--	--	--	--

### 1.8.16. DMA channel-1 source start address register

DMA_CH1SSA	DMA channel-1 source start address register		
Offset Address :	0x50	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH1_SSA	DMA source memory transfer start address.	0x00000000

### 1.8.17. DMA channel-1 source current address register

DMA_CH1SCA	DMA channel-1 source current address register		
Offset Address :	0x54	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH1_SCA	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.18. DMA channel-1 destination start address register

DMA_CH1DSA	DMA channel-1 destination start address register		
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH1_DSA	DMA destination memory transfer start address.	0x00000000

## 1.8.19. DMA channel-1 destination current address register

<b>DMA_CH1DCA</b>	<b>DMA channel-1 destination current address register</b>
Offset Address :	<b>0x5C</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>DMA_CH1_DCA[31:24]</b>							
23	22	21	20	19	18	17	16
<b>DMA_CH1_DCA[23:16]</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH1_DCA[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH1_DCA[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>DMA_CH1_DCA</b>	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

## 1.8.20. DMA channel-2 control register 0

<b>DMA_CH2A</b>	<b>DMA channel-2 control register 0</b>
Offset Address :	<b>0x60</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>DMA_CH2_ERR2F</b>	<b>DMA_CH2_TH2F</b>	<b>DMA_CH2_TC2F</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>DMA_CH2_EIE</b>	<b>DMA_CH2_HIE</b>	<b>DMA_CH2_CIE</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>DMA_CH2_REQ</b>	<b>Reserved</b>	<b>DMA_CH2_BSIZE[1:0]</b>		<b>DMA_CH2_PLS[1:0]</b>		<b>DMA_CH2_XMDS[1:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>		<b>DMA_CH2_ADSEL</b>	<b>DMA_CH2_LOOP</b>	<b>DMA_CH2_HOLD</b>	<b>DMA_CH2_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27	rw	<b>DMA_CH2_ERR2F</b>	DMA channel-2 transfer error flag. This bit is same as DMA_CH2_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	<b>DMA_CH2_TH2F</b>	DMA channel-2 transfer half flag. This bit is same as DMA_CH2_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	<b>DMA_CH2_TC2F</b>	DMA channel-2 transfer complete flag. This bit is same as DMA_CH2_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>DMA_CH2_EIE</b>	DMA channel-2 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH2_HIE</b>	DMA channel-2 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00



17	rw	<b>DMA_CH2_CIE</b>	DMA channel-2 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>DMA_CH2_REQ</b>	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>DMA_CH2_BSIZE</b>	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two for EMB 16-bit data bus setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	<b>DMA_CH2_PLS</b>	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	<b>DMA_CH2_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH2_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH2_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH2_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH2_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.21. DMA channel-2 control register 1

<b>DMA_CH2B</b>	<b>DMA channel-2 control register 1</b>
Offset Address :	0x64
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							DMA_CH2_XPIN
23	22	21	20	19	18	17	16
Reserved		Reserved		DMA_CH2_DSYNC	DMA_CH2_SSYNC	DMA_CH2_DINC	DMA_CH2_SINC
15	14	13	12	11	10	9	8
Reserved				DMA_CH2_DET[3:0]			
7	6	5	4	3	2	1	0
Reserved				DMA_CH2_SRC[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	DMA_CH2_XPIN	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH2_DSYNC	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH2_SSYNC	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH2_DINC	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
16	rw	DMA_CH2_SINC	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11..8	rw	DMA_CH2_DET	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	DMA_CH2_SRC	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

### 1.8.22. DMA channel-2 control register 1

DMA_CH2NUM	DMA channel-2 control register 1
Offset Address :	0x68
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH2_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	DMA_CH2_NUM	DMA transfer data count initial number. Value 0 is meaning that no data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH2_BSIZE setting size.	0x0000

### 1.8.23. DMA channel-2 control register 1

<b>DMA_CH2CNT</b>	<b>DMA channel-2 control register 1</b>
Offset Address :	0x6C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH2_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	DMA_CH2_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH2_LOOP is enabled, this register will be reloaded automatically by DMA_CH2_NUM after previous transfer is completed.	0x0000

### 1.8.24. DMA channel-2 source start address register

<b>DMA_CH2SSA</b>	<b>DMA channel-2 source start address register</b>
Offset Address :	0x70
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH2_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH2_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH2_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH2_SSA	DMA source memory transfer start address.	0x00000000

### 1.8.25. DMA channel-2 source current address register

<b>DMA_CH2SCA</b>	<b>DMA channel-2 source current address register</b>
Offset Address :	0x74
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH2_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH2_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH2_SCA[15:8]							

7	6	5	4	3	2	1	0
DMA_CH2_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH2_SCA	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.26. DMA channel-2 destination start address register

<b>DMA_CH2DSA</b>	<b>DMA channel-2 destination start address register</b>
Offset Address :	0x78
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH2_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH2_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH2_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH2_DSA	DMA destination memory transfer start address.	0x00000000

### 1.8.27. DMA channel-2 destination current address register

<b>DMA_CH2DCA</b>	<b>DMA channel-2 destination current address register</b>
Offset Address :	0x7C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH2_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH2_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH2_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH2_DCA	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

## 1.8.28. DMA Register Map

DMA Register Map

Register Number = 27

0	DMA_CH0_GIF	0	DMA_IEA	0	DMA_EN	0	DMA_CH0_EN	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]										DMA_CH0_SSA [31:0]																																																																																																																																																																																																																																																																																																											
1	DMA_CH0_TCF	0	Reserved	0	DMA_PRI_MDS	0	DMA_CH0_HOLD	0	DMA_CH0_SRC [3:0]										DMA_CH0_DET [3:0]																																																																																																																																																																																																																																																																																																																					
2	DMA_CH0_THF	0		Reserved	0	DMA_CH0_LOOP	0	DMA_CH0_ADSEL	0																																																																																																																																																																																																																																																																																																																															
3	DMA_CH0_ERRF	0			DMA_GPL_CHS [1:0]	0	Reserved	0	Reserved	0	Reserved																																																																																																																																																																																																																																																																																																																													
4	DMA_CH1_GIF	0	Reserved	0	Reserved	0	Reserved	0	Reserved										DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																											
5	DMA_CH1_TCF	0		Reserved		0	Reserved	0	Reserved	0	DMA_CH0_XMDS [1:0]										DMA_CH0_DET [3:0]																																																																																																																																																																																																																																																																																																																			
6	DMA_CH1_THF	0		Reserved		0	Reserved	0	Reserved	0	DMA_CH0_PLD [1:0]										DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																									
7	DMA_CH1_ERRF	0	Reserved	0	Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
8	DMA_CH2_GIF	0		DMA_CH0_ENB		0	Reserved	0	DMA_CH0_XMDS [1:0]	0	DMA_CH0_DET [3:0]										DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																									
9	DMA_CH2_TCF	0		DMA_CH1_ENB		0	Reserved	0	DMA_CH0_PLD [1:0]	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
10	DMA_CH2_THF	0	Reserved	0	Reserved	0	DMA_CH0_PLD [1:0]	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
11	DMA_CH2_ERRF	0		Reserved		0	DMA_CH0_BSIZ [1:0]	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
12	Reserved	0		Reserved		0	Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
13		0	Reserved		0	DMA_CH0_REQ	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																				
14		0			DMA_CH0_ENB	0	Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
15	Reserved	0	Reserved	0	DMA_CH0_ENB	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
16		0		DMA_CH1_ENB	0	DMA_CH0_SINC	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																				
17		0		DMA_CH2_ENB	0	DMA_CH0_DINC	0		DMA_CH0_NUM [15:0]	0	DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																													
18	0	Reserved	0	DMA_CH0_HIE	0	DMA_CH0_SSYNC	0		DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
19	0		DMA_CH0_EIE	0	DMA_CH0_DSYNC	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
20	0		Reserved	0	Reserved	0		Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																				
21	0	Reserved	0	Reserved	0	Reserved		0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
22	0		Reserved		0		Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
23	0		Reserved		0		Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
24	Reserved	0	Reserved	0	Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																					
25		0		DMA_CH0_TC2F		0	DMA_CH0_XPIN	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
26		0		DMA_CH0_TH2F		0	Reserved	0		Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																		
27	0	Reserved	0	DMA_CH0_ERR2F	0	Reserved		0			DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
28	0		Reserved	0	Reserved			0	Reserved		0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																		
29	0		Reserved	0			Reserved	0		Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																		
30	Reserved	0	Reserved	0		Reserved	0	Reserved		0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																			
31		Reserved		0	Reserved		0		Reserved	0	Reserved	0	DMA_CH0_NUM [15:0]										DMA_CH0_CNT [15:0]																																																																																																																																																																																																																																																																																																																	
Offset		Register		Reset			0x00000000			0x00000000		0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

MG32F02A Register Definitions (2022\_1109)
Page-142

0x58	DMA_CH1DSA	DMA_CH1_DSA [31:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
		Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
0x5C	DMA_CH1DCA	DMA_CH1_DCA [31:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
		Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
0x60	DMA_CH2A	DMA_CH2_EN																DMA_CH2_HOLD																DMA_CH2_LOOP																DMA_CH2_ADSEL																Reserved																Reserved																Reserved																DMA_CH2_XMDS [1:0]																DMA_CH2_PL5 [1:0]																DMA_CH2_BSIZE [1:0]																Reserved																DMA_CH2_REQ																Reserved																DMA_CH2_CIE																DMA_CH2_HIE																DMA_CH2_EIE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
		Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0x7C	DMA_CH2DCA	<div>DMA_CH2_DCA [31:0]</div>																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



## 1.9. Reset Control Registers

<b>Reset Control</b>	<b>(RST) Reset Source Controller</b>
Base Address :	<b>0x4C000000</b>

### 1.9.1. RST Reset status register

<b>RST_STA</b>	<b>RST Reset status register</b>		
<b>Offset Address :</b>	<b>0x00</b>	<b>Reset Value :</b>	<b>0xC0000001</b>

31	30	29	28	27	26	25	24
RST_CRF	RST_WRF	Reserved					
23	22	21	20	19	18	17	16
Reserved				RST_CMP3F	RST_CMP2F	RST_CMP1F	RST_CMP0F
15	14	13	12	11	10	9	8
Reserved		RST_ADCF	RST_WWDTF	RST_IWDTF	RST_MEMF	Reserved	RST_CSCF
7	6	5	4	3	2	1	0
Reserved	RST_LPMF	RST_BOD1F	RST_BOD0F	RST_CPUF	RST_EXF	RST_SWF	RST_PORF

Bit	Attr	Bit Name	Description	Reset
31	rw	RST_CRF	Cold reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01
30	rw	RST_WRF	Warm reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01
29..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	RST_CMP3F	Comparator CMP3 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
18	rw	RST_CMP2F	Comparator CMP2 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
17	rw	RST_CMP1F	Comparator CMP1 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
16	rw	RST_CMP0F	Comparator CMP0 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	RST_ADCF	ADC analog voltage watch-dog reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
12	rw	RST_WWDTF	WWDT reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
11	rw	RST_IWDTF	IWDT reset flag. Software write 1 to clear and is no effect by	0x00

			writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	
10	rw	<b>RST_MEMF</b>	Flash memory read/write protect or illegal address error reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>RST_CSCF</b>	CSC missing clock detect reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>RST_LPMF</b>	Low power mode reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	<b>RST_BOD1F</b>	BOD1 reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	rw	<b>RST_BOD0F</b>	BOD0 reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	rw	<b>RST_CPUF</b>	CPU SYSRESETREQ bit system reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
2	rw	<b>RST_EXF</b>	External input reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
1	rw	<b>RST_SWF</b>	Software forced reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	rw	<b>RST_PORF</b>	Power-on reset flag. Software write 1 to clear and is no effect by writing 0. This bit reset by POR reset and set after POR reset. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01

### 1.9.2. RST write protected Key register

<b>RST_KEY</b>	<b>RST write protected Key register</b>
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
<b>RST_LOCK[15:8]</b>							
23	22	21	20	19	18	17	16
<b>RST_LOCK[7:0]</b>							
15	14	13	12	11	10	9	8
<b>RST_KEY[15:8]</b>							
7	6	5	4	3	2	1	0
<b>RST_KEY[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>RST_LOCK</b>	Reset lock register. Write value 0x712A to lock the register	0x0000

			write access except RST_STA, RST_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. For read access : 0 = Unlocked 1 = Locked	
15..0	rw	<b>RST_KEY</b>	Reset key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except RST_STA, RST_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.9.3. RST control register 0

<b>RST_CR0</b>	<b>RST control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							<b>RST_WWDT_WDIS</b>
23	22	21	20	19	18	17	16
Reserved						<b>RST_PE_DIS1</b>	<b>RST_PE_DIS0</b>
15	14	13	12	11	10	9	8
<b>RST_PD_DIS1</b>	<b>RST_PD_DIS0</b>	<b>RST_PC_DIS1</b>	<b>RST_PC_DIS0</b>	<b>RST_PB_DIS1</b>	<b>RST_PB_DIS0</b>	<b>RST_PA_DIS1</b>	<b>RST_PA_DIS0</b>
7	6	5	4	3	2	1	0
Reserved		Reserved	Reserved	Reserved	Reserved	<b>RST_SW_EN</b>	Reserved

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>RST_WWDT_WDIS</b>	WWDT module Warm reset disable bit. When disables, the WWDT module cannot reset by Warm reset and only reset by Cold reset. 0 = Enable 1 = Disable	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>RST_PE_DIS1</b>	Warm reset disable for PE[9:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
16	rw	<b>RST_PE_DIS0</b>	Warm reset disable for PE[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
15	rw	<b>RST_PD_DIS1</b>	Warm reset disable for PD[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
14	rw	<b>RST_PD_DIS0</b>	Warm reset disable for PD[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
13	rw	<b>RST_PC_DIS1</b>	Warm reset disable for PC[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
12	rw	<b>RST_PC_DIS0</b>	Warm reset disable for PC[3:0] pins. It is including of IO mode	0x00

			setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	
11	rw	<b>RST_PB_DIS1</b>	Warm reset disable for PB[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
10	rw	<b>RST_PB_DIS0</b>	Warm reset disable for PB[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
9	rw	<b>RST_PA_DIS1</b>	Warm reset disable for PA[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
8	rw	<b>RST_PA_DIS0</b>	Warm reset disable for PA[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>RST_SW_EN</b>	System software forced reset enable for whole chip reset 0 = No operation 1 = Generate reset	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.9.4. RST Cold reset enable register

<b>RST_CE</b>	<b>RST Cold reset enable register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>RST_CMP3_CE</b>	<b>RST_CMP2_CE</b>	<b>RST_CMP1_CE</b>	<b>RST_CMP0_CE</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>RST_ADC_CE</b>	<b>RST_WWDT_CE</b>	<b>RST_IWDT_CE</b>	<b>RST_MEM_CE</b>	<b>Reserved</b>	<b>RST_CSC_CE</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>RST_LPM_CE</b>	<b>RST_BOD1_CE</b>	<b>RST_BOD0_CE</b>	<b>RST_CPU_CE</b>	<b>RST_EX_CE</b>	<b>RST_SW_CE</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>RST_CMP3_CE</b>	Comparator CMP3 threshold comparison Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
18	rw	<b>RST_CMP2_CE</b>	Comparator CMP2 threshold comparison Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
17	rw	<b>RST_CMP1_CE</b>	Comparator CMP1 threshold comparison Cold reset enable.	0x00

			(This bit only reset by POR reset) 0 = Disable 1 = Enable	
16	rw	<b>RST_CMP0_CE</b>	Comparator CMP0 threshold comparison Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13	rw	<b>RST_ADC_CE</b>	ADC analog voltage watch-dog Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
12	rw	<b>RST_WWDT_CE</b>	WWDT Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
11	rw	<b>RST_IWDT_CE</b>	IWDT Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
10	rw	<b>RST_MEM_CE</b>	Flash memory read/write protect or illegal address error Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>RST_CSC_CE</b>	CSC missing clock detect Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>RST_LPM_CE</b>	Low power STOP mode Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
5	rw	<b>RST_BOD1_CE</b>	BOD1 Cold reset enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>RST_BOD0_CE</b>	BOD0 Cold reset enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>RST_CPU_CE</b>	CPU SYSRESETREQ bit forced Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
2	rw	<b>RST_EX_CE</b>	External input Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
1	rw	<b>RST_SW_CE</b>	Software forced Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.9.5. RST Warm reset enable register

<b>RST_WE</b>							
<b>RST Warm reset enable register</b>							
Offset Address :				<b>0x18</b>	Reset Value :		
					<b>0x0000000E</b>		
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16

Reserved				RST_CMP3_WE	RST_CMP2_WE	RST_CMP1_WE	RST_CMP0_WE
15	14	13	12	11	10	9	8
Reserved		RST_ADC_WE	RST_WWDT_WE	RST_IWDT_WE	RST_MEM_WE	Reserved	RST_CSC_WE
7	6	5	4	3	2	1	0
Reserved	RST_LPM_WE	RST_BOD1_WE	RST_BOD0_WE	RST_CPU_WE	RST_EX_WE	RST_SW_WE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	RST_CMP3_WE	Comparator CMP3 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00
18	rw	RST_CMP2_WE	Comparator CMP2 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00
17	rw	RST_CMP1_WE	Comparator CMP1 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00
16	rw	RST_CMP0_WE	Comparator CMP0 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	RST_ADC_WE	ADC analog voltage watch-dog Warm reset enable. 0 = Disable 1 = Enable	0x00
12	rw	RST_WWDT_WE	WWDT Warm reset enable. 0 = Disable 1 = Enable	0x00
11	rw	RST_IWDT_WE	IWDT Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
10	rw	RST_MEM_WE	Flash memory read/write protect or illegal address error Warm reset enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	RST_CSC_WE	CSC missing clock detect Warm reset enable. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	RST_LPM_WE	Low power STOP mode Warm reset enable. 0 = Disable 1 = Enable	0x00
5	rw	RST_BOD1_WE	BOD1 Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
4	rw	RST_BOD0_WE	BOD0 Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
3	rw	RST_CPU_WE	CPU SYSRESETREQ bit forced Warm reset enable. 0 = Disable 1 = Enable	0x01
2	rw	RST_EX_WE	External input Warm reset enable. (The register is set to enable after Cold reset. if OR CFG_EXRST_PIN is enabled.) 0 = Disable 1 = Enable	0x01
1	rw	RST_SW_WE	Software forced Warm reset enable.	0x01

			0 = Disable 1 = Enable	
0	-	Reserved	Reserved	0x00

### 1.9.6. RST AHB reset register

<b>RST_AHB</b>	<b>RST AHB reset register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	RST_EMB_EN	Reserved			RST_GPL_EN
7	6	5	4	3	2	1	0
Reserved			RST_IOPE_EN	RST_IOPD_EN	RST_IOPC_EN	RST_IOPB_EN	RST_IOPA_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	rw	RST_EMB_EN	System software forced reset enable for EMB module. 0 = No-Reset 1 = Reset	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	RST_GPL_EN	System software forced reset enable for GPL module. 0 = No-Reset 1 = Reset	0x00
7..5	-	Reserved	Reserved for IOPF~IOPH	0x00
4	rw	RST_IOPE_EN	System software forced reset enable for IO Port-E. 0 = No-Reset 1 = Reset	0x00
3	rw	RST_IOPD_EN	System software forced reset enable for IO Port-D. 0 = No-Reset 1 = Reset	0x00
2	rw	RST_IOPC_EN	System software forced reset enable for IO Port-C. 0 = No-Reset 1 = Reset	0x00
1	rw	RST_IOPB_EN	System software forced reset enable for IO Port-B. 0 = No-Reset 1 = Reset	0x00
0	rw	RST_IOPA_EN	System software forced reset enable for IO Port-A. 0 = No-Reset 1 = Reset	0x00

### 1.9.7. RST APB reset register 0

<b>RST_APB0</b>	<b>RST APB reset register 0</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				RST_URT3_EN	RST_URT2_EN	RST_URT1_EN	RST_URT0_EN
15	14	13	12	11	10	9	8
Reserved		Reserved	RST_SPI0_EN	Reserved		RST_I2C1_EN	RST_I2C0_EN
7	6	5	4	3	2	1	0

RST_WWDT_EN	RST_IWDT_EN	RST_RTC_EN	Reserved	RST_DAC_EN	RST_CMP_EN	Reserved	RST_ADC0_EN
Bit	Attr	Bit Name	Description	Reset			
31..24	-	Reserved	Reserved	0x00			
23..20	-	Reserved	Reserved	0x00			
19	rw	RST_URT3_EN	System software forced reset enable for URT3 module. 0 = No-Reset 1 = Reset	0x00			
18	rw	RST_URT2_EN	System software forced reset enable for URT2 module. 0 = No-Reset 1 = Reset	0x00			
17	rw	RST_URT1_EN	System software forced reset enable for URT1 module. 0 = No-Reset 1 = Reset	0x00			
16	rw	RST_URT0_EN	System software forced reset enable for URT0 module. 0 = No-Reset 1 = Reset	0x00			
15..14	-	Reserved	Reserved	0x00			
13	-	Reserved	Reserved	0x00			
12	rw	RST_SPI0_EN	System software forced reset enable for SP00 module. 0 = No-Reset 1 = Reset	0x00			
11..10	-	Reserved	Reserved	0x00			
9	rw	RST_I2C1_EN	System software forced reset enable for I2C1 module. 0 = No-Reset 1 = Reset	0x00			
8	rw	RST_I2C0_EN	System software forced reset enable for I2C0 module. 0 = No-Reset 1 = Reset	0x00			
7	rw	RST_WWDT_EN	System software forced reset enable for WWDT module. 0 = No-Reset 1 = Reset	0x00			
6	rw	RST_IWDT_EN	System software forced reset enable for IWDT module. 0 = No-Reset 1 = Reset	0x00			
5	rw	RST_RTC_EN	System software forced reset enable for RTC module. 0 = No-Reset 1 = Reset	0x00			
4	-	Reserved	Reserved	0x00			
3	rw	RST_DAC_EN	System software forced reset enable for DAC module. 0 = No operation 1 = Generate reset	0x00			
2	rw	RST_CMP_EN	System software forced reset enable for CMP module. 0 = No-Reset 1 = Reset	0x00			
1	-	Reserved	Reserved	0x00			
0	rw	RST_ADC0_EN	System software forced reset enable for ADC0 module. 0 = No operation 1 = Generate reset	0x00			

### 1.9.8. RST APB reset register 1

RST_APB1		RST APB reset register 1					
Offset Address :		0x24		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8



RST_TM36_EN	Reserved		Reserved	RST_TM26_EN	Reserved	Reserved	RST_TM20_EN
7	6	5	4	3	2	1	0
RST_TM16_EN	Reserved	Reserved	RST_TM10_EN	Reserved		RST_TM01_EN	RST_TM00_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	RST_TM36_EN	System software forced reset enable for TM36 module. 0 = No-Reset 1 = Reset	0x00
14..13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	RST_TM26_EN	System software forced reset enable for TM26 module. 0 = No-Reset 1 = Reset	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	rw	RST_TM20_EN	System software forced reset enable for TM20 module. 0 = No-Reset 1 = Reset	0x00
7	rw	RST_TM16_EN	System software forced reset enable for TM16 module. 0 = No-Reset 1 = Reset	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	RST_TM10_EN	System software forced reset enable for TM10 module. 0 = No-Reset 1 = Reset	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	RST_TM01_EN	System software forced reset enable for TM01 module. 0 = No-Reset 1 = Reset	0x00
0	rw	RST_TM00_EN	System software forced reset enable for TM00 module. 0 = No-Reset 1 = Reset	0x00

## 1.9.9. RST Register Map

RST Register Map

Register Number = 8

0	RST_PORF	1	RST_KEY[15:0]																								1																																																																																																																																																																																																																																																																																																																																																																																																																																																													
1	RST_SWF	0	RST_SW_EN	0	RST_SW_CE	0	RST_SW_WE	0	RST_IOPA_EN	0	RST_ADCA_EN	0	RST_TM00_EN	0	2	RST_EXF	0	Reserved	0	RST_EX_CE	0	RST_EX_WE	1	RST_IOPB_EN	0	Reserved	0	RST_TM01_EN	0	3	RST_CPUF	0	Reserved	0	RST_CPU_WE	1	RST_IOPD_EN	0	RST_DAC_EN	0	Reserved	0	RST_TM10_EN	0	4	RST_BOD0F	0	Reserved	0	RST_BOD0_CE	0	RST_BOD0_WE	0	RST_IOPB_EN	0	RST_IOPA_EN	0	Reserved	0	RST_TM16_EN	0	5	RST_BOD1F	0	Reserved	0	RST_BOD1_CE	0	RST_BOD1_WE	0	Reserved	0	RST_TM20_EN	0	6	RST_LPMF	0	Reserved	0	RST_LPM_WE	0	Reserved	0	RST_RTC_EN	0	Reserved	0	RST_TM26_EN	0	7	Reserved	0	Reserved	0	Reserved	0	Reserved	0	RST_GPL_EN	0	Reserved	0	RST_TM36_EN	0	8	RST_CSCF	0	RST_PA_DIS0	0	RST_CSC_CE	0	RST_CSC_WE	0	RST_GPL_EN	0	Reserved	0	Reserved	0	Reserved	0	9	Reserved	0	RST_PA_DIS1	0	Reserved	0	Reserved	0	Reserved	0	RST_I2C1_EN	0	Reserved	0	Reserved	0	10	RST_MEMF	0	RST_PB_DIS0	0	RST_MEM_CE	0	RST_MEM_WE	0	Reserved	0	Reserved	0	Reserved	0	11	RST_IWDTF	0	RST_PB_DIS1	0	RST_IWDT_CE	0	RST_IWDT_WE	0	Reserved	0	Reserved	0	Reserved	0	12	RST_WWDTF	0	RST_PC_DIS0	0	RST_WWDT_CE	0	RST_WWDT_WE	0	RST_SPI0_EN	0	Reserved	0	Reserved	0	13	RST_ADCF	0	RST_PC_DIS1	0	RST_ADC_CE	0	RST_ADC_WE	0	Reserved	0	Reserved	0	Reserved	0	14	Reserved	0	RST_PD_DIS0	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	15	Reserved	0	RST_PD_DIS1	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	16	RST_CMPOF	0	RST_PE_DIS0	0	RST_CMPO_CE	0	RST_CMPO_WE	0	RST_URTO_EN	0	Reserved	0	Reserved	0	17	RST_CMPIF	0	RST_PE_DIS1	0	RST_CMPI_CE	0	RST_CMPI_WE	0	RST_URTI_EN	0	Reserved	0	Reserved	0	18	RST_CMP2F	0	Reserved	0	RST_CMP2_CE	0	RST_CMP2_WE	0	RST_URTI_EN	0	Reserved	0	Reserved	0	19	RST_CMP3F	0	Reserved	0	RST_CMP3_CE	0	RST_CMP3_WE	0	RST_URTI_EN	0	Reserved	0	Reserved	0	20	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	21	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	22	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	23	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	24	Reserved	0	RST_WWDT_WDIS	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	25	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	26	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	27	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	29	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	30	RST_WRF	1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	31	RST_CRF	1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Offset	Register	0x00	RST_STA	0xC0000001	0x0C	RST_KEY	0x00000001	0x10	RST_CR0	0x00000000	0x14	RST_CE	0x00000000	0x18	RST_WE	0x00000000	0x1C	RST_AHB	0x00000000	0x20	RST_APB0	0x00000000	0x24	RST_APB1	0x00000000	Reset	0x00000000

## 1.10. Clock Control Registers

<b>Clock Control</b>	<b>(CSC) Clock Source Controller</b>
Base Address :	<b>0x4C010000</b>

### 1.10.1. CSC status register

CSC_STA	CSC status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CSC_MCDF	CSC_PLLF	CSC_IHRCOF	CSC_ILRCOF	Reserved		CSC_XOSCF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	CSC_MCDF	XOSC missing clock detect failure event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	CSC_PLLF	PLL clock stable and ready detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	CSC_IHRCOF	IHRCO clock stable and ready detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	CSC_ILRCOF	ILRCO clock stable and ready detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	CSC_XOSCF	XOSC clock stable and ready detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.10.2. CSC interrupt enable register

CSC_INT	CSC interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
CSC_MCD_IE	CSC_PLL_IE	CSC_IHRCO_IE	CSC_ILRCO_IE	Reserved		CSC_XOSC_IE	CSC_IEA

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	CSC_MCD_IE	XOSC missing clock detect failure event interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	CSC_PLL_IE	PLL clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	CSC_IHRCO_IE	IHRCO clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	CSC_ILRCO_IE	ILRCO clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	CSC_XOSC_IE	XOSC clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	CSC_IEA	CSC interrupt all enable. When disables, the CSC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.10.3. CSC OSC and PLL control register

<b>CSC_PLL</b>	<b>CSC OSC and PLL control register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						CSC_XOSC_GN[1:0]	
15	14	13	12	11	10	9	8
Reserved							CSC_PLL_MUL
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	CSC_XOSC_GN	Gain control bits of XOSC. (The default value is loaded from CFG OR after Warm reset) 0x0 = 32K_Normal (for 32KHz crystal) 0x1 = Medium 0x2 = 32K_Lowest (for 32KHz crystal) 0x3 = Reserved	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	CSC_PLL_MUL	CSC PLL multiplication factor select. 0 = 16 : PLL input clock x 16 1 = 24 : PLL input clock x 24	0x00
7..0	-	Reserved	Reserved	0x00

### 1.10.4. CSC write protected Key register

<b>CSC_KEY</b>	<b>CSC write protected Key register</b>
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							

23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CSC_KEY[15:8]							
7	6	5	4	3	2	1	0
CSC_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	CSC_KEY	CSC key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except CSC_STA, CSC_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.10.5. CSC clock source control register 0

<b>CSC_CR0</b>	<b>CSC clock source control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000200

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CSC_MCD_SEL[1:0]		Reserved			CSC_IHRCO_SEL	Reserved	CSC_ST_SEL
15	14	13	12	11	10	9	8
CSC_MAIN_SEL[1:0]		Reserved	Reserved	CSC_HS_SEL[1:0]		CSC_LS_SEL[1:0]	
7	6	5	4	3	2	1	0
Reserved		CSC_PLL_EN	CSC_MCD_DIS	CSC_IHRCO_EN	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	rw	CSC_MCD_SEL	Missing clock detection duration select. 0x0 = 125us 0x1 = 250us 0x2 = 500us 0x3 = 1ms	0x00
21..19	-	Reserved	Reserved	0x00
18	rw	CSC_IHRCO_SEL	IHRCO clock frequency trimming set select. 0 = 12 : 12MHz from trimming set 0 1 = 11 : 11.059MHz from trimming set 1	0x00
17	-	Reserved	Reserved	0x00
16	rw	CSC_ST_SEL	System tick timer external clock source select. 0 = HCLK8 : HCLK divided by 8 1 = CK_LS2 : CK_LS divided by 2	0x00
15..14	rw	CSC_MAIN_SEL	System main clock source select. 0x0 = CK_HS 0x1 = CK_PLLI 0x2 = CK_PLLO 0x3 = Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11..10	rw	CSC_HS_SEL	Input high speed clock source select. (The default setting is IHRCO or ILRCO which value is loaded from CFG OR after Warm reset) 0x0 = IHRCO 0x1 = XOSC 0x2 = ILRCO 0x3 = CK_EXT	0x00
9..8	rw	CSC_LS_SEL	Input low speed clock source select	0x02

			0x0 = Reserved 0x1 = XOSC 0x2 = ILRCO 0x3 = CK_EXT	
7..6	-	Reserved	Reserved	0x00
5	rw	CSC_PLL_EN	PLL circuit enable. 0 = Disable 1 = Enable	0x00
4	rw	CSC_MCD_DIS	MCD missing clock detector circuit disable. 0 = Enable 1 = Disable	0x00
3	rw	CSC_IHRCO_EN	IHRCO circuit enable. 0 = Disable 1 = Enable	0x00
2..0	-	Reserved	Reserved	0x00

### 1.10.6. CSC clock divider register

CSC_DIV	CSC clock divider register
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				CSC_UT_DIV[1:0]		Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved				CSC_APB_DIV[2:0]			
15	14	13	12	11	10	9	8
Reserved				CSC_AHB_DIV[3:0]			
7	6	5	4	3	2	1	0
Reserved		CSC_PLLO_DIV[1:0]		Reserved		CSC_PLLI_DIV[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..26	rw	CSC_UT_DIV	Unit time clock source divider. 0x0 = DIV32 : divided by 32 0x1 = DIV8 : divided by 8 0x2 = DIV16 : divided by 16 0x3 = DIV128 : divided by 128	0x00
25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18..16	rw	CSC_APB_DIV	APB clock source divider. Value 0~4 mean to divide by 1,2,4,8,16. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16	0x00
15..12	-	Reserved	Reserved	0x00
11..8	rw	CSC_AHB_DIV	AHB clock source divider. Value 0~9 mean to divide by 1,2,4,8,16,32,64,128,256,512. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512	0x00

7..6	-	Reserved	Reserved	0x00
5..4	rw	CSC_PLLO_DIV	PLL output clock source divider 0x0 = DIV4 : divided by 4 0x1 = DIV3 : divided by 3 0x2 = DIV2 : divided by 2 0x3 = DIV1 : divided by 1	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	CSC_PLLI_DIV	PLL input clock source divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV6 : divided by 6	0x00

### 1.10.7. CSC internal clock output control register

CSC_CKO	CSC internal clock output control register
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	CSC_CKO_SEL[2:0]			CSC_CKO_DIV[1:0]		Reserved	CSC_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	CSC_CKO_SEL	Internal clock output source select 0x0 = CK_MAIN 0x1 = CK_AHB 0x2 = CK_APB 0x3 = CK_HS 0x4 = CK_LS 0x5 = CK_XOSC	0x00
3..2	rw	CSC_CKO_DIV	Internal clock output divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_CKO_EN	Internal clock output enable. When enables, it will reset the output divider. 0x0 = Disable 0x1 = Enable	0x00

### 1.10.8. CSC AHB clock control register

CSC_AHB	CSC AHB clock control register
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CSC_DMA_EN	Reserved			CSC_EMB_EN	Reserved		CSC_GPL_EN

7	6	5	4	3	2	1	0
Reserved			CSC_IOPE_EN	CSC_IOPD_EN	CSC_IOPC_EN	CSC_IOPB_EN	CSC_IOPA_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	CSC_DMA_EN	DMA clock source enable. 0 = Disable 1 = Enable	0x00
14..13	-	Reserved	Reserved	0x00
12	rw	CSC_EMB_EN	External memory bus clock source enable. 0 = Disable 1 = Enable	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	CSC_GPL_EN	GPL clock source enable. 0 = Disable 1 = Enable	0x00
7..5	-	Reserved	Reserved for IOPF~IOPH	0x00
4	rw	CSC_IOPE_EN	IO Port E clock source enable. When disables, the data port register PE_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
3	rw	CSC_IOPD_EN	IO Port D clock source enable. When disables, the data port register PD_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
2	rw	CSC_IOPC_EN	IO Port C clock source enable. When disables, the data port register PC_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
1	rw	CSC_IOPB_EN	IO Port B clock source enable. When disables, the data port register PB_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
0	rw	CSC_IOPA_EN	IO Port A clock source enable. When disables, the data port register PA_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00

### 1.10.9. CSC APB clock control register 0

CSC_APB0	CSC APB clock control register 0
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				CSC_URT3_EN	CSC_URT2_EN	CSC_URT1_EN	CSC_URT0_EN
15	14	13	12	11	10	9	8
Reserved		Reserved	CSC_SPI0_EN	Reserved		CSC_I2C1_EN	CSC_I2C0_EN
7	6	5	4	3	2	1	0
CSC_WWDT_EN	CSC_IWDT_EN	CSC_RTC_EN	Reserved	CSC_DAC_EN	CSC_CMP_EN	Reserved	CSC_ADC0_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	CSC_URT3_EN	URT3 UART module clock source enable. 0 = Disable 1 = Enable	0x00
18	rw	CSC_URT2_EN	URT2 UART module clock source enable. 0 = Disable	0x00



			1 = Enable	
17	rw	<b>CSC_URT1_EN</b>	URT1 UART module clock source enable. 0 = Disable 1 = Enable	0x00
16	rw	<b>CSC_URT0_EN</b>	URT0 UART module clock source enable. 0 = Disable 1 = Enable	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13	-	<b>Reserved</b>	Reserved	0x00
12	rw	<b>CSC_SPI0_EN</b>	SPI0 module clock source enable. 0 = Disable 1 = Enable	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>CSC_I2C1_EN</b>	I2C1 module clock source enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>CSC_I2C0_EN</b>	I2C0 module clock source enable. 0 = Disable 1 = Enable	0x00
7	rw	<b>CSC_WWDT_EN</b>	WWDT module clock source enable. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
6	rw	<b>CSC_IWDT_EN</b>	IWDT module clock source enable. This bit is control by IWDT_LOCK/CSC_KEY for register lock and protect functions. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
5	rw	<b>CSC_RTC_EN</b>	RTC module clock source enable. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>CSC_DAC_EN</b>	DAC module clock source enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>CSC_CMP_EN</b>	CMP module clock source enable. 0 = Disable 1 = Enable	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CSC_ADC0_EN</b>	ADC module clock source enable. 0 = Disable 1 = Enable	0x00

#### 1.10.10. CSC APB clock control register 1

<b>CSC_APB1</b>	<b>CSC APB clock control register 1</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>CSC_TM36_EN</b>	<b>Reserved</b>			<b>CSC_TM26_EN</b>	<b>Reserved</b>		<b>CSC_TM20_EN</b>
7	6	5	4	3	2	1	0
<b>CSC_TM16_EN</b>	<b>Reserved</b>		<b>CSC_TM10_EN</b>	<b>Reserved</b>		<b>CSC_TM01_EN</b>	<b>CSC_TM00_EN</b>

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15	rw	CSC_TM36_EN	TM36 module clock source enable. 0 = Disable 1 = Enable	0x00
14..12	-	Reserved	Reserved	0x00
11	rw	CSC_TM26_EN	TM26 module clock source enable. 0 = Disable 1 = Enable	0x00
10..9	-	Reserved	Reserved	0x00
8	rw	CSC_TM20_EN	TM20 module clock source enable. 0 = Disable 1 = Enable	0x00
7	rw	CSC_TM16_EN	TM11 module clock source enable. 0 = Disable 1 = Enable	0x00
6..5	-	Reserved	Reserved	0x00
4	rw	CSC_TM10_EN	TM10 module clock source enable. 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	CSC_TM01_EN	TM01 module clock source enable. 0 = Disable 1 = Enable	0x00
0	rw	CSC_TM00_EN	TM00 module clock source enable. 0 = Disable 1 = Enable	0x00

### 1.10.11. CSC SLEEP mode clock enable register 0

<b>CSC_SLP0</b>	<b>CSC SLEEP mode clock enable register 0</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				CSC_SLP_URT3	CSC_SLP_URT2	CSC_SLP_URT1	CSC_SLP_URT0
15	14	13	12	11	10	9	8
Reserved			CSC_SLP_SPI0	Reserved		CSC_SLP_I2C1	CSC_SLP_I2C0
7	6	5	4	3	2	1	0
CSC_SLP_WWDT	CSC_SLP_IWDT	CSC_SLP_RTC	Reserved	CSC_SLP_DAC	CSC_SLP_CMP	Reserved	CSC_SLP_ADC0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	CSC_SLP_URT3	URT3 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
18	rw	CSC_SLP_URT2	URT2 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
17	rw	CSC_SLP_URT1	URT1 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
16	rw	CSC_SLP_URT0	URT0 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	CSC_SLP_SPI0	SPI0 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00

11..10	-	Reserved	Reserved	0x00
9	rw	CSC_SLP_I2C1	I2C1 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
8	rw	CSC_SLP_I2C0	I2C0 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
7	rw	CSC_SLP_WWDT	WWDT module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
6	rw	CSC_SLP_IWDT	IWDT module clock enable in SLEEP mode. This bit is control by IWDT_LOCK/CSC_KEY for register lock and protect functions. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
5	rw	CSC_SLP_RTC	IWDT module clock enable in SLEEP mode. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	CSC_SLP_DAC	DAC module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
2	rw	CSC_SLP_CMP	CMP module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_SLP_ADC0	ADC module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00

### 1.10.12. CSC SLEEP mode clock enable register 1

<b>CSC_SLP1</b>	<b>CSC SLEEP mode clock enable register 1</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	CSC_SLP_EMB	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CSC_SLP_TM36	Reserved			CSC_SLP_TM26	Reserved		CSC_SLP_TM20
7	6	5	4	3	2	1	0
CSC_SLP_TM16	Reserved		CSC_SLP_TM10	Reserved		CSC_SLP_TM01	CSC_SLP_TM00

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	CSC_SLP_EMB	EMB module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	rw	CSC_SLP_TM36	TM36 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
14..12	-	Reserved	Reserved	0x00
11	rw	CSC_SLP_TM26	TM26 module clock enable in SLEEP mode. 0 = Disable	0x00

			1 = Enable	
10..9	-	Reserved	Reserved	0x00
8	rw	CSC_SLP_TM20	TM20 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
7	rw	CSC_SLP_TM16	TM11 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
6..5	-	Reserved	Reserved	0x00
4	rw	CSC_SLP_TM10	TM10 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	CSC_SLP_TM01	TM01 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
0	rw	CSC_SLP_TM00	TM00 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00

### 1.10.13. CSC STOP mode clock enable register 0

<b>CSC_STP0</b>	<b>CSC STOP mode clock enable register 0</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	CSC_STP_IWDT	CSC_STP_RTC	Reserved	Reserved	Reserved	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	CSC_STP_IWDT	IWDT module clock enable in STOP mode. This bit is control by IWDT_LOCK/ICSC_KEY for register lock and protect functions. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
5	rw	CSC_STP_RTC	IWDT module clock enable in STOP mode. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.10.14. CSC clock source select register 0

<b>CSC_CKS0</b>	<b>CSC clock source select register 0</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		CSC_DAC_CKS	CSC_CMP_CKS	Reserved			CSC_ADC0_CKS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	CSC_DAC_CKS	DAC process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
4	rw	CSC_CMP_CKS	CMP process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	CSC_ADC0_CKS	ADC0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

### 1.10.15. CSC clock source select register 1

<b>CSC_CKS1</b>	<b>CSC clock source select register 1</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved	CSC_URT3_CKS	Reserved	CSC_URT2_CKS	Reserved	CSC_URT1_CKS	Reserved	CSC_URT0_CKS
15	14	13	12	11	10	9	8
Reserved							CSC_SPI0_CKS
7	6	5	4	3	2	1	0
Reserved					CSC_I2C1_CKS	Reserved	CSC_I2C0_CKS

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	rw	CSC_URT3_CKS	URT3 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
21	-	Reserved	Reserved	0x00
20	rw	CSC_URT2_CKS	URT2 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
19	-	Reserved	Reserved	0x00
18	rw	CSC_URT1_CKS	URT1 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
17	-	Reserved	Reserved	0x00
16	rw	CSC_URT0_CKS	URT0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	CSC_SPI0_CKS	SPI0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

7..3	-	Reserved	Reserved	0x00
2	rw	CSC_I2C1_CKS	I2C1 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_I2C0_CKS	I2C0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

### 1.10.16. CSC clock source select register 2

<b>CSC_CKS2</b>	<b>CSC clock source select register 2</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	CSC_TM36_CKS	Reserved					
23	22	21	20	19	18	17	16
Reserved	CSC_TM26_CKS	Reserved					CSC_TM20_CKS
15	14	13	12	11	10	9	8
Reserved	CSC_TM16_CKS	Reserved					CSC_TM10_CKS
7	6	5	4	3	2	1	0
Reserved					CSC_TM01_CKS	Reserved	CSC_TM00_CKS

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	CSC_TM36_CKS	TM36 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
29..24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	rw	CSC_TM26_CKS	TM26 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
21..17	-	Reserved	Reserved	0x00
16	rw	CSC_TM20_CKS	TM20 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
15	-	Reserved	Reserved	0x00
14	rw	CSC_TM16_CKS	TM11 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
13..9	-	Reserved	Reserved	0x00
8	rw	CSC_TM10_CKS	TM10 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
7..3	-	Reserved	Reserved	0x00
2	rw	CSC_TM01_CKS	TM01 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_TM00_CKS	TM00 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

## 1.10.17. CSC Register Map

CSC Register Map

Register Number = 16

0	Reserved	0	CSC_IEA	0																	1	CSC_PLL1_DIV [1:0]	0	CSC_CKO_EN	0	CSC_IOPA_EN	0						
1	CSC_XOSCF	0	CSC_XOSC_IE	0																	0	Reserved	0	Reserved	0	CSC_IOPB_EN	0						
2	Reserved	0	Reserved	0																	0	CSC_IHRCO_EN	0	CSC_CKO_DIV [1:0]	0	CSC_IOPC_EN	0						
3		0		0																	0	Reserved	0		0	CSC_IOPD_EN	0						
4	CSC_ILRCOF	0	CSC_ILRCO_IE	0																	0	CSC_PLL0_DIV [1:0]	0	CSC_CKO_SEL [2:0]	0	CSC_IOPE_EN	0						
5	CSC_IHRCOF	0	CSC_IHRCO_IE	0																	0		0		0		0						
6	CSC_PLLF	0	CSC_PLL_IE	0																	0	Reserved	0	Reserved	0		0						
7	CSC_MCDF	0	CSC_MCD_IE	0																	0	Reserved	0		0		0						
8				0	CSC_KEY[15:0]																0		0	CSC_GPL_EN	0								
9				0																	0	CSC_LS_SEL[1:0]	1		0	Reserved	0						
10				0																	0	CSC_AHB_DIV [3:0]	0		0		0						
11				0																	0	CSC_HS_SEL[1:0]	0		0	CSC_EMB_EN	0						
12	Reserved	0	Reserved	0																	0	Reserved	0		0	Reserved	0						
13				0																	0		0		0	Reserved	0						
14				0																	0	CSC_MAIN_SEL [1:0]	0		0	CSC_DMA_EN	0						
15				0																	0		0		0		0						
16				0																	0	CSC_ST_SEL	0		0		0						
17				0	CSC_XOSC_GN [1:0]																0	Reserved	0	CSC_APB_DIV [2:0]	0		0						
18				0																	0	CSC_IHRCO_SEL	0		0		0						
19				0																	0	Reserved	0		0		0						
20				0																	0		0		0		0						
21				0																	0		0		0		0						
22				0																	0	CSC_MCD_SEL [1:0]	0		0		0						
23	Reserved	0	Reserved	0																	0	Reserved	0		0		0						
24				0																	0		0		0		0						
25				0																	0		0		0		0						
26				0																	0		0		0		0						
27				0																	0	CSC_UT_DIV[1:0]	0		0		0						
28				0																	0	Reserved	0		0		0						
29				0																	0	Reserved	0		0		0						
30				0																	0	Reserved	0		0		0						
31				0																	0		0		0		0						
Offset	Register																																
	CSC_STA	0x00000000																															
	CSC_INT																																
	CSC_PLL	0x00000000																															
	CSC_KEY																																
	CSC_CR0	0x00000001																															
	CSC_DIV	0x00000200																															
	CSC_CKO	0x00000000																															
	CSC_AHB																																
		0x00000000																															

MG32F02A Register Definitions (2022\_1109) Page-168



## 1.11. Power Control Registers

<b>Power Control</b>	<b>(PW) Power Management Controller</b>
Base Address :	<b>0x4C020000</b>

## 1.11.1. PW status register

<b>PW_STA</b>	<b>PW status register</b>		
Offset Address :	<b>0x00</b>	Reset Value :	<b>0x00000002</b>

31	30	29	28	27	26	25	24
Reserved						PW_BOD1_S	Reserved
23	22	21	20	19	18	17	16
Reserved		PW_WKMODE[1:0]		Reserved		PW_STATE[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PW_WKF	Reserved	PW_BOD1F	PW_BOD0F	Reserved	Reserved	PW_PORF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	r	PW_BOD1_S	Brown-Out detect BOD1 status. 0 = High : VDD is high than BOD1 threshold 1 = Low : VDD is lower than BOD1 threshold	0x00
24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	r	PW_WKMODE	System wakeup from which power-down mode status. 0x0 = NONE : Never wakeup from power-down mode. 0x1 = SLEEP 0x2 = STOP 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	r	PW_STATE	System operation power mode state. These status bits are used for internal debugging only. 0x0 = ON 0x1 = SLEEP 0x2 = STOP 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	PW_WKF	System received wakeup event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	PW_BOD1F	BOD1 brown-out detection interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	PW_BOD0F	BOD0 brown-out detection interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal : No event occurred and VDD is than high BOD0 threshold 1 = Happened : Event happened and VDD is lower than BOD0 threshold	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	PW_PORF	Power-On reset status flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
0	-	Reserved	Reserved	0x00

## 1.11.2. PW interrupt enable register

PW_INT	PW interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PW_WK_IE	Reserved	PW_BOD1_IE	PW_BOD0_IE	Reserved			PW_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	PW_WK_IE	System received wakeup event interrupt enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PW_BOD1_IE	BOD1 brown-out detection interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	PW_BOD0_IE	BOD0 brown-out detection interrupt enable. 0 = Disable 1 = Enable	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	PW_IEA	PW interrupt all enable. When disables, the PW global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

## 1.11.3. PW write protected Key register

PW_KEY	PW write protected Key register
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PW_KEY[15:8]							
7	6	5	4	3	2	1	0
PW_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	PW_KEY	PW key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except PW_STA, PW_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

## 1.11.4. PW control register 0

PW_CR0	PW control register 0
Offset Address :	0x10
Reset Value :	0x00000080

31	30	29	28	27	26	25	24
Reserved				Reserved		Reserved	
23	22	21	20	19	18	17	16
Reserved		PW_WKSTP_DSEL[1:0]		Reserved		Reserved	
15	14	13	12	11	10	9	8
Reserved				PW_BOD1_TH[1:0]		PW_BOD1_TRGS[1:0]	
7	6	5	4	3	2	1	0
PW_LDO_STP	PW_LDO_ON	PW_BOD1_EN	PW_BOD0_EN	Reserved	Reserved	PW_IVR_EN	Reserved

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..26	-	Reserved	Reserved	0x00
25..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	PW_WKSTP_DSEL	Wakeup delay time selection from STOP mode. The wakeup time is including of this wakeup delay time and ILRCO start up time if ILRCO is off in STOP mode. It is calculation from wakeup event trigger to CPU wakeup running. Also both the ILRCO and chip LDO output are stable. (The register is loaded from OR only after Cold reset.) 0x0 = DT0 (16~32us) 0x1 = DT1 (32~48us) 0x2 = DT2 (64~80us) 0x3 = DT3 (128~144us)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11..10	rw	PW_BOD1_TH	BOD1 detect voltage threshold select. (The register is loaded from OR only after Cold reset.) 0x0 = 2.0v 0x1 = 2.4v 0x2 = 3.7v 0x3 = 4.2v	0x00
9..8	rw	PW_BOD1_TRGS	BOD1 Interrupt trigger selection. 0x0 = Reserved 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
7	rw	PW_LDO_STP	Core voltage LDO mode select when STOP mode. (default=1) 0 = Normal 1 = Low power	0x01
6	rw	PW_LDO_ON	Core voltage LDO mode select when ON or SLEEP mode. 0 = Normal 1 = Low power	0x00
5	rw	PW_BOD1_EN	BOD1 voltage detect enable. 0 = Disable 1 = Enable	0x00
4	rw	PW_BOD0_EN	BOD0 voltage detect enable. 0 = Disable 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	PW_IVR_EN	Internal voltage reference source enable. The internal voltage reference(VBUF) source is using for ADC and Analog comparator analog part. 0 = Disable 1 = Enable	0x00

0	-	Reserved	Reserved	0x00
---	---	----------	----------	------

## 1.11.5. PW control register 1

<b>PW_CR1</b>	<b>PW control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
PW_STP_CMP3	PW_STP_CMP2	PW_STP_CMP1	PW_STP_CMP0	PW_SLP_CMP3	PW_SLP_CMP2	PW_SLP_CMP1	PW_SLP_CMP0
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		PW_STP_BOD1	PW_STP_BOD0	Reserved		PW_STP_POR	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	PW_STP_CMP3	Analog comparator CMP3 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
22	rw	PW_STP_CMP2	Analog comparator CMP2 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
21	rw	PW_STP_CMP1	Analog comparator CMP1 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
20	rw	PW_STP_CMP0	Analog comparator CMP0 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
19	rw	PW_SLP_CMP3	Analog comparator CMP3 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
18	rw	PW_SLP_CMP2	Analog comparator CMP2 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
17	rw	PW_SLP_CMP1	Analog comparator CMP1 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
16	rw	PW_SLP_CMP0	Analog comparator CMP0 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	PW_STP_BOD1	BOD1 power-on configuration after enter STOP mode. 0 = Disable 1 = Enable	0x00
4	rw	PW_STP_BOD0	BOD0 power-on configuration after enter STOP mode 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	PW_STP_POR	POR power-on configuration after enter STOP mode.	0x00

			0 = Disable 1 = Enable	
0	-	Reserved	Reserved	0x00

### 1.11.6. PW STOP mode wakeup control register 0

<b>PW_WKSTP0</b>	<b>PW STOP mode wakeup control register 0</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				PW_WKSTP_CMP3	PW_WKSTP_CMP2	PW_WKSTP_CMP1	PW_WKSTP_CMP0
15	14	13	12	11	10	9	8
Reserved				Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved		PW_WKSTP_BOD1	PW_WKSTP_BOD0	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	PW_WKSTP_CMP3	Analog comparator CMP3 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
18	rw	PW_WKSTP_CMP2	Analog comparator CMP2 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
17	rw	PW_WKSTP_CMP1	Analog comparator CMP1 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
16	rw	PW_WKSTP_CMP0	Analog comparator CMP0 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	PW_WKSTP_BOD1	BOD1 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
4	rw	PW_WKSTP_BOD0	BOD0 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
3..0	-	Reserved	Reserved	0x00

### 1.11.7. PW STOP mode wakeup control register 1

<b>PW_WKSTP1</b>	<b>PW STOP mode wakeup control register 1</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		Reserved					
23	22	21	20	19	18	17	16

Reserved							
15	14	13	12	11	10	9	8
Reserved						PW_WKSTP_I2C1	PW_WKSTP_I2C0
7	6	5	4	3	2	1	0
Reserved	PW_WKSTP_IWDT	PW_WKSTP_RTC	Reserved	Reserved		Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	PW_WKSTP_I2C1	I2C1 slave address detection event wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
8	rw	PW_WKSTP_I2C0	I2C0 slave address detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	PW_WKSTP_IWDT	IWDT module events wakeup from STOP mode enable bit. This bit is control by IWDT_LOCK/PW_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
5	rw	PW_WKSTP_RTC	RTC module events wakeup from STOP mode enable bit. This bit is control by RTC_LOCK/PW_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

## 1.11.8. PW Register Map

PW Register Map

Register Number = 7

0	Reserved	PW_IEA	0	PW_KEY[15:0]																1	Reserved	PW_STP_POR	0	Reserved				Reserved	Reserved	0			
1	PW_PORF	1	Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		PW_IVR_EN	0	Reserved	Reserved	0
2	Reserved	Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved	0	Reserved	Reserved	0	
3	Reserved	Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved	0	Reserved	Reserved	0	
4	PW_BOD0F	PW_BOD0_IE	0	PW_BOD0_IE		PW_BOD1_IE		0		0		0		0		0		0		0		0		0		0		PW_STP_BOD0	0	PW_WKSTP_BOD0	0	Reserved	0
5	PW_BOD1F	PW_BOD1_IE	0	PW_BOD1_IE		0		0		0		0		0		0		0		0		0		0		0		PW_STP_BOD1	0	PW_WKSTP_BOD1	0	PW_WKSTP_RTC	0
6	Reserved	Reserved	0	Reserved		PW_WK_IE		0		0		0		0		0		0		0		0		0		Reserved		PW_WKSTP_IWDT	0	PW_WKSTP_IWDT	0	Reserved	0
7	PW_WKIF	PW_WK_IE	0	PW_KEY[15:0]																0	0	PW_LDO_STP	1	Reserved				Reserved	Reserved	0			
8	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
9	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
10	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
11	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
12	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
13	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
14	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
15	Reserved		0	PW_KEY[15:0]																0	0	PW_BOD1_TH[1:0]	0	Reserved				Reserved	Reserved	0			
16	PW_STATE[1:0]		0	PW_KEY[15:0]																0	0	Reserved	0	PW_SLP_CMP0	0	PW_WKSTP_CMP0	0	Reserved				PW_WKSTP_I2C1	0
17	PW_STATE[1:0]		0	PW_KEY[15:0]																0	0	Reserved	0	PW_SLP_CMP1	0	PW_WKSTP_CMP1	0	Reserved				PW_WKSTP_I2C1	0
18	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	PW_SLP_CMP2	0	PW_WKSTP_CMP2	0	Reserved				PW_WKSTP_I2C1	0
19	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	PW_SLP_CMP3	0	PW_WKSTP_CMP3	0	Reserved				PW_WKSTP_I2C1	0
20	PW_WKMODE[1:0]		0	PW_KEY[15:0]																0	0	PW_WKSTP_DSEL [1:0]	0	PW_STP_CMP0	0	Reserved				Reserved	0		
21	PW_WKMODE[1:0]		0	PW_KEY[15:0]																0	0	PW_WKSTP_DSEL [1:0]	0	PW_STP_CMP1	0	Reserved				Reserved	0		
22	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	PW_STP_CMP2	0	Reserved				Reserved	0		
23	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	PW_STP_CMP3	0	Reserved				Reserved	0		
24	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
25	PW_BOD1_S		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
26	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
27	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
28	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
29	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
30	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
31	Reserved		0	PW_KEY[15:0]																0	0	Reserved	0	Reserved				Reserved	0				
Offset	Register	0x00	Reset	0x04	Reset	0x0C	Reset	0x10	Reset	0x14	Reset	0x18	Reset	0x1C	Reset																		

## 1.12. System Control Registers

<b>System Control</b>	<b>(SYS) System and Chip Control</b>
Base Address :	<b>0x4C030000</b>

### 1.12.1. SYS interrupt enable register

SYS_INT		SYS interrupt enable register	
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							<b>SYS_IJA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>SYS_IJA</b>	System interrupt all enable. When disables, the INT_SYS global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.12.2. SYS chip manufacture identification code

SYS_MID	SYS chip manufacture identification code		
Offset Address :	0x0C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>SYS_MID[31:24]</b>							
23	22	21	20	19	18	17	16
<b>SYS_MID[23:16]</b>							
15	14	13	12	11	10	9	8
<b>SYS_MID[15:8]</b>							
7	6	5	4	3	2	1	0
<b>SYS_MID[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>SYS_MID</b>	Chip manufacture identification code.	0x00000000

### 1.12.3. SYS System control register 0

SYS_CR0		SYS System control register 0	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
<b>SYS_GPR[4:0]</b>				<b>SYS_CH2_LAST</b> <b>SYS_CH1_LAST</b> <b>SYS_CH0_LAST</b>			
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved						Reserved	Reserved



Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	rw	SYS_GPR	General purpose data register bits.	0x00
18	rw	SYS_CH2_LAST	DMA Channel-2 last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set and cleared by software only. 0 = Not 1 = Yes	0x00
17	rw	SYS_CH1_LAST	DMA Channel-1 last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set and cleared by software only. 0 = Not 1 = Yes	0x00
16	rw	SYS_CH0_LAST	DMA Channel-0 last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set and cleared by software only. 0 = Not 1 = Yes	0x00
15..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

## 1.12.4. SYS Register Map

SYS Register Map

Register Number = 3

0	SYS_IEA	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	Register	Offset
Reserved		0	Reserved																												0				
Reserved		0	SYS_MID[31:0]																												0				
Reserved		0	Reserved																												0				
Reserved		0	SYS_CH0_LAST																												0				
Reserved		0	SYS_CH1_LAST																												0				
Reserved		0	SYS_CH2_LAST																												0				
Reserved		0	SYS_GPR[4:0]																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0	Reserved																												0				
Reserved		0																																	

## 1.13. Memory Control Registers

<b>Memory Control</b>	<b>(MEM) Internal Memory Controller</b>
Base Address :	<b>0x4D000000</b>

### 1.13.1. MEM status register

<b>MEM_STA</b>	<b>MEM status register</b>		
Offset Address :	<b>0x00</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				Reserved	Reserved	MEM_IAPSEF	
15	14	13	12	11	10	9	8
Reserved						Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	MEM_RPEF	MEM_WPEF	MEM_IAEF	Reserved	Reserved	MEM_EOPF	MEM_FBUSYF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	r	MEM_IAPSEF	IAP Flash memory size setting error flag. 0 = Normal (Not busy) 1 = ERR (Size over maximum value error)	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	MEM_RPEF	Flash memory read protect error detection flag. When read the flash memory, this flag will be asserted if the operated command setting or address area is error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	MEM_WPEF	Flash memory write protect error detection flag. When write or erase the flash memory, this flag will be asserted if the operated command setting, address area is error or IHRCO device is disabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	rw	MEM_IAEF	Memory code execution illegal address error detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_EOPF	Flash memory end of processing flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	r	MEM_FBUSYF	Flash memory access busy flag. 0 = Normal (Not busy) 1 = Busy	0x00

### 1.13.2. MEM interrupt enable register

<b>MEM_INT</b>	<b>MEM interrupt enable register</b>
----------------	--------------------------------------

Offset Address : **0x04**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved						Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	MEM_RPE_RE	MEM_WPE_RE	MEM_IAE_RE	Reserved	Reserved		
15	14	13	12	11	10	9	8
Reserved						Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	MEM_RPE_IE	MEM_WPE_IE	MEM_IAE_IE	Reserved	Reserved	MEM_EOP_IE	MEM_IEA

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	rw	MEM_RPE_RE	Flash memory read protect error detection reset enable. 0 = Disable 1 = Enable	0x00
21	rw	MEM_WPE_RE	Flash memory write protect error detection reset enable. 0 = Disable 1 = Enable	0x00
20	rw	MEM_IAE_RE	Memory code execution illegal address detection reset enable. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18..16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	MEM_RPE_IE	Flash memory read protect error detection interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	MEM_WPE_IE	Flash memory write protect error detection interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	MEM_IAE_IE	Memory code execution illegal address error detection interrupt enable. 0 = Disable 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_EOP_IE	Flash memory end of processing interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	MEM_IEA	Memory controller interrupt all enable. When disables, the INT_MEM global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.13.3. MEM write protected key register

**MEM\_KEY****MEM write protected key register**Offset Address : **0x0C**Reset Value : **0x00010001**

31	30	29	28	27	26	25	24
MEM_KEY2[15:8]							

23	22	21	20	19	18	17	16
MEM_KEY2[7:0]							
15	14	13	12	11	10	9	8
MEM_KEY[15:8]							
7	6	5	4	3	2	1	0
MEM_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	MEM_KEY2	Reset key register-2. Write value 0xA217 to unprotect the register bits of MEM_ISP_WEN and MEM_ISP_REN write access. Write other value except 0xA217 to protect the register bits. For read access : 0 = Unprotected 1 = Protected	0x0001
15..0	rw	MEM_KEY	Reset key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except MEM_STA, MEM_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

#### 1.13.4. MEM control register 0

<b>MEM_CRO</b>	<b>MEM control register 0</b>
Offset Address :	0x10
Reset Value :	0x00200002

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		MEM_IAP_AEN	Reserved	Reserved		MEM_BOOT_MS[1:0]	
15	14	13	12	11	10	9	8
Reserved		MEM_FWAIT[1:0]		Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
MEM_MDS[3:0]				Reserved	Reserved	MEM_HF_EN	MEM_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	MEM_IAP_AEN	IAP memory size MEM_IAP_SIZE register access enable. This bit is only able to write value 0. That is on effect to write value 1. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable : Register access lock 1 = Enable	0x01
20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	MEM_BOOT_MS	System reset memory select and memory is mapped at 0x0000 0000. (The register is loaded from CFG OR only after Cold reset.) 0x0 = Application Flash 0x1 = Boot Flash 0x2 = Embedded SRAM 0x3 = Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	MEM_FWAIT	Flash memory read access wait state selection. These bits select the latency timer of the CK_AHB period to the flash access time. 0x0 = Zero : Zero wait state if 25 MHz > CK_AHB 0x1 = One : One wait state if 50MHz >CK_AHB> 25 MHz 0x3 = Two : Two wait state if 75MHz >CK_AHB> 50 MHz	0x00
11	-	Reserved	Reserved	0x00

10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..4	rw	MEM_MDS	AP/IAP flash memory access mode select. 0x0 = No (No Operation) 0x1 = Write (Write AP/IAP/ISPD Flash) 0x2 = Erase (Erase a page of AP/IAP/ISPD Flash) 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_HF_EN	Flash memory data access error HardFault enable. When memory data read error has happened and MEM_RPE_IE / MEM_RPE_RE are disabled, it will induce HardFault if this bit is enabled. When memory data write error has happened and MEM_WPE_IE / MEM_WPE_RE are disabled, it will induce HardFault if this bit is enabled. 0 = Disable 1 = Enable	0x01
0	rw	MEM_EN	Memory controller enable. 0 = Disable 1 = Enable	0x00

### 1.13.5. MEM control register 1

<b>MEM_CR1</b>	<b>MEM control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000010

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				Reserved	Reserved	MEM_ISP_REN	MEM_ISP_WEN
7	6	5	4	3	2	1	0
Reserved			MEM_IAP_EXEC	MEM_ISPD_REN	MEM_ISPD_WEN	MEM_IAP_WEN	MEM_AP_WEN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	rw	MEM_ISP_REN	Flash ISP Boot memory read enable for AP program. (This register is protected by MEM_KEY2 register.) The ISP flash memory is always reading enabled when CPU is running in ISP program (ISP address space domain). This register is only able to set when boots from ISP mode. And it can clear or disable for all boot modes. 0 = Disable 1 = Enable	0x00
8	rw	MEM_ISP_WEN	Flash ISP Boot memory write enable. (This register is protected by MEM_KEY2 register.) This register is only able to set when boots from ISP mode. And it can clear or disable for all boot modes. 0 = Disable 1 = Enable	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	MEM_IAP_EXEC	Flash IAP data memory code execution function enable. 0 = Disable 1 = Enable	0x01
3	rw	MEM_ISPD_REN	Flash ISP data memory read enable for ISP program. This	0x00

			register is only able to set when boots from ISP mode. And it can clear or disable for all boot modes. 0 = Disable 1 = Enable	
2	rw	<b>MEM_ISPD_WEN</b>	Flash ISP data memory write enable for ISP program. This register is only able to change when boots from ISP mode. 0 = Disable 1 = Enable	0x00
1	rw	<b>MEM_IAP_WEN</b>	Flash IAP memory write enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>MEM_AP_WEN</b>	Flash AP memory write enable. 0 = Disable 1 = Enable	0x00

### 1.13.6. MEM Flash memory protected key register

<b>MEM_SKEY</b>	<b>MEM Flash memory protected key register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>MEM_SKEY2[15:8]</b>							
23	22	21	20	19	18	17	16
<b>MEM_SKEY2[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>MEM_SKEY[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>MEM_SKEY2</b>	Reserved for internal using	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..0	rw	<b>MEM_SKEY</b>	MEM sequential key register for AP/IAP/ISPD flash. It uses for AP/IAP/ISPD flash memory program or erase operation. Write sequential value 0x46,0xB9 for single write or 0x46,0xBE for multiple write. Write any value, it will end the operation and enter protected condition for multiple write. For read access, the following independent bit define the related flash access sequential key locked status. The bit value definition is 0->Unlocked , 1->Locke. Bit-0 : AP/IAP/ISPD flash Bit-1 : ISP flash Bit-2 : OB flash	0x07

### 1.13.7. MEM Flash memory IAP size register

<b>MEM_IAPSZ</b>	<b>MEM Flash memory IAP size register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>MEM_IAP_SIZE[7:0]</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000

15..8	rw	<b>MEM_IAP_SIZE</b>	IAP memory size select. Value 0 indicates the IAP memory size 0K-byte. Value 1 indicates the IAP memory size 1K-byte. This register write access is no effect when MEM_IAP_AEN=0. (The default value is loaded from CFG OR after Warm reset.)	0x00
7..0	-	<b>Reserved</b>	Reserved	0x00



## 1.13.8. MEM Register Map

MEM Register Map

Register Number = 7

0	MEM_FBUSYF	0	MEM_IEA	0	MEM_KEY[15:0]																MEM_EN	0	MEM_AP_WEN	0	MEM_SKEY[7:0]							Reserved				
1	MEM_EOPF	0	MEM_EOP_IE	0																	MEM_HF_EN	1	MEM_IAP_WEN	0								MEM_SKEY[7:0]				
2	Reserved	0	Reserved	0	Reserved	0	MEM_ISPD_WEN	0	MEM_SKEY[7:0]							MEM_ISPD_REN	0	1	1	1																
3	Reserved	0	Reserved	0	Reserved	0	MEM_ISPD_REN	0								MEM_SKEY[7:0]							MEM_IAP_EXEC	1	0	0	0									
4	MEM_IAEF	0	MEM_IAE_IE	0	MEM_KEY[15:0]																		MEM_IAP_WEN	0	MEM_SKEY[7:0]							Reserved				
5	MEM_WPEF	0	MEM_WPE_IE	0																	MEM_MDS[3:0]	0	MEM_IAP_EXEC	0								MEM_SKEY[7:0]				
6	MEM_RPEF	0	MEM_RPE_IE	0	MEM_KEY[15:0]																MEM_ISP_WEN	0	MEM_SKEY[7:0]							Reserved						
7	Reserved	0	Reserved	0																	Reserved	0								MEM_ISP_REN	0	MEM_SKEY[7:0]				
8	Reserved	0	Reserved	0	Reserved	0	Reserved	0	MEM_SKEY[7:0]							Reserved																				
9	Reserved	0	Reserved	0	MEM_KEY[15:0]																Reserved	0	MEM_SKEY[7:0]							Reserved						
10	Reserved			0																	0	0								0	0	0	0	0	0	0
11				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
12				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
13				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
14	Reserved			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
15				0	MEM_KEY[15:0]																Reserved	0	MEM_SKEY[7:0]							MEM_IAP_SIZE [7:0]						
16				MEM_IAPSEF																	0	MEM_KEY[15:0]														
17				Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0															
18	Reserved	0	Reserved			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
19	0	Reserved				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
20	Reserved					0	MEM_IAE_RE	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
21						MEM_WPE_RE	0	MEM_IAP_AEN	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22				MEM_RPE_RE	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
23				Reserved	0	Reserved	0	MEM_KEY[15:0]																Reserved	0	MEM_SKEY[7:0]							Reserved			
24	0	Reserved	0	MEM_KEY[15:0]																				Reserved	0								MEM_SKEY[7:0]			
25	0	Reserved	0																	MEM_KEY[15:0]																
26	0	Reserved	0	MEM_KEY[15:0]																																Reserved
27	0	Reserved	0																	MEM_KEY[15:0]																Reserved
28	0	Reserved	0	MEM_KEY[15:0]																																Reserved
29	0	Reserved	0																	MEM_KEY[15:0]																Reserved
30	0	Reserved	0	MEM_KEY[15:0]																																Reserved
31	0	Reserved	0																	MEM_KEY[15:0]																Reserved
Offset	Register	0x00	MEM_STA	Reset	0x00000000	0x04	MEM_INT	Reset	0x00000000	0x0C	MEM_KEY	Reset	0x00010001	0x10	MEM_CR0	Reset	0x00200002	0x14	MEM_CR1																	Reset

## 1.14. Ext Memory Bus Registers

<b>Ext Memory Bus</b>	<b>(EMB) External Memory Bus Controller</b>
Base Address :	<b>0x4D020000</b>

### 1.14.1. EMB status register

EMB_STA	EMB status register		
Offset Address :	0x00	Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					EMB_WPEF	Reserved	EMB_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..3	-	Reserved	Reserved	0x00
2	rw	EMB_WPEF	EMB bus write-protect error detect flag. This bit is set when write a write-protected address. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
1	-	Reserved	Reserved	0x00
0	r	EMB_BUSYF	EMB write/read access busy flag.	0x01

### 1.14.2. EMB interrupt enable register

EMB_INT		EMB interrupt enable register	
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					EMB_WPE_IE	Reserved	EMB_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..3	-	Reserved	Reserved	0x00
2	rw	EMB_WPE_IE	EMB bus write-protect error detect interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	EMB_IEA	EMB controller interrupt all enable. When disables, the INT_EMB global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

## 1.14.3. EMB clock source register

EMB_CLK	EMB clock source register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	EMB CK_PSC[2:0]			Reserved			

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	EMB CK_PSC	EMB output clock MCLK prescaler. The value range 0~7 is indicated divider 1~8.	0x00
3..0	-	Reserved	Reserved	0x00

## 1.14.4. EMB control register 0

EMB_CR0	EMB control register 0
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EMB_DMA_EN	Reserved			EMB_WE_CTL	EMB_OE_CTL	Reserved	EMB_ALE2_MDS
23	22	21	20	19	18	17	16
Reserved			Reserved	Reserved	Reserved	EMB_CE_MDS[1:0]	
15	14	13	12	11	10	9	8
Reserved	Reserved	EMB_ADR_SEL[1:0]		EMB_ADR_TWO	EMB_BUS_MDS	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved		EMB_SYNC_EN	Reserved	EMB_WEN	EMB_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	EMB_DMA_EN	Direct memory access enable. 0 = Disable 1 = Enable	0x00
30..28	-	Reserved	Reserved	0x00
27	rw	EMB_WE_CTL	EMB MWE control timing select. 0x0 = TOGGLE : high-to-low change 0x1 = LOW : drive low during write access	0x00
26	rw	EMB_OE_CTL	EMB MOE control timing select. 0x0 = TOGGLE : high-to-low change 0x1 = LOW : drive low during read access	0x00
25	-	Reserved	Reserved	0x00
24	rw	EMB_ALE2_MDS	EMB MALE2 signal mode select. When EMB_MAM1_SEL=ALES, this register bit is no effect. 0x0 = ALE2 : 2nd phase address latch enable 0x1 = ALE : same as ALE timing	0x00
23..21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17..16	rw	EMB_CE_MDS	EMB MCE signal mode select. 0x0 = CE : chip enable signal	0x00

			0x1 = ALE : same as ALE timing 0x2 = ALE2 : 2nd phase address latch enable 0x3 = Reserved	
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13..12	rw	EMB_ADR_SEL	EMB bus address range select. When selects 16bit and (1) EMB_BUS_DSIZE = 8-bit : the memory space is 64K-byte (2) EMB_BUS_DSIZE = 16-bit : the memory space is 128K-byte. Also that is the same for 24bit and 30bit. 0x0 = 16bit 0x1 = 24bit 0x2 = 30bit 0x3 = Reserved	0x00
11	rw	EMB_ADR_TWO	EMB two address phase timing mode enable. When disables, it will be no address phase if EMB_BUS_MDS = Separated and one address phase if EMB_BUS_MDS = Multiplex. When enables, it will be two address phase and EMB_BUS_MDS must be Multiplex. 0 = Disable 1 = Enable	0x00
10	rw	EMB_BUS_MDS	EMB address and data bus mode select. 0 = Multiplex 1 = Separated	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3	rw	EMB_SYNC_EN	EMB synchronous transaction enable bit. When the external device is synchronous interface, this bit can be set Sync for the configuration. 0 = Async (asynchronous access) 1 = Sync (synchronous access)	0x00
2	-	Reserved	Reserved	0x00
1	rw	EMB_WEN	EMB write access enable bit. 0 = Disable 1 = Enable	0x00
0	rw	EMB_EN	EMB controller enable bit. 0 = Disable 1 = Enable	0x00

#### 1.14.5. EMB control register 1

<b>EMB_CR1</b>	<b>EMB control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000006

31	30	29	28	27	26	25	24
EMB_WE_MUX[1:0]	EMB_OE_MUX[1:0]	Reserved	Reserved	Reserved	Reserved	EMB_BW1_SWO	EMB_BW1_SWEN
23	22	21	20	19	18	17	16
EMB_BW0_SWO	EMB_BW0_SWEN	EMB_ALE2_SWO	EMB_ALE2_SWEN	EMB_ALE_SWO	EMB_ALE_SWEN	EMB_CE_SWO	EMB_CE_SWEN
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	EMB_MA_SWAP
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	EMB_CLK_INV	EMB_ALE2_INV	EMB_ALE_INV	EMB_CE_INV

Bit	Attr	Bit Name	Description	Reset
31..30	rw	EMB_WE_MUX	MWE output signal select. 0x0 = WE : EMB Write Enable signal 0x1 = TM10 : TM10_CKO 0x2 = TM16 : TM16_CKO	0x00

			0x3 = TM20 : TM20_CKO	
29..28	rw	<b>EMB_OE_MUX</b>	MOE output signal select. 0x0 = OE : EMB Output Enable signal 0x1 = TM10 : TM10_CKO 0x2 = TM16 : TM16_CKO 0x3 = TM20 : TM20_CKO	0x00
27..26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>EMB_BW1_SWO</b>	EMB BW0 signal software control output data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	<b>EMB_BW1_SWEN</b>	EMB BW0 signal output software control enable bit. When disables, this signal is control by hardware. 0 = Disable 1 = Enable	0x00
23	rw	<b>EMB_BW0_SWO</b>	EMB BW0 signal software control output data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
22	rw	<b>EMB_BW0_SWEN</b>	EMB BW0 signal output software control enable bit. When disables, this signal is control by hardware. 0 = Disable 1 = Enable	0x00
21	rw	<b>EMB_ALE2_SWO</b>	EMB MALE2 signal software control output data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
20	rw	<b>EMB_ALE2_SWEN</b>	EMB MALE2 signal output software control enable bit. When disables, this signal is control by hardware. 0 = Disable 1 = Enable	0x00
19	rw	<b>EMB_ALE_SWO</b>	EMB MALE signal software control output data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
18	rw	<b>EMB_ALE_SWEN</b>	EMB MALE signal output software control enable bit. When disables, this signal is control by hardware. 0 = Disable 1 = Enable	0x00
17	rw	<b>EMB_CE_SWO</b>	EMB MCE signal software control output data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
16	rw	<b>EMB_CE_SWEN</b>	EMB MCE signal output software control enable bit. When disables, this signal is control by hardware. 0 = Disable 1 = Enable	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	-	<b>Reserved</b>	Reserved	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>EMB_MA_SWAP</b>	EMB MA[15:0] signals Msb/Lsb swap enable bit. 0 = Disable 1 = Enable	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>EMB_CLK_INV</b>	EMB MCLK clock output inverse enable bit. 0 = Disable 1 = Enable	0x00
2	rw	<b>EMB_ALE2_INV</b>	EMB MALE2 output inverse enable bit. The hardware active level is default logic high. 0 = Disable 1 = Enable	0x01
1	rw	<b>EMB_ALE_INV</b>	EMB MALE output inverse enable bit. The hardware active level	0x01

			is default logic high. 0 = Disable 1 = Enable	
0	rw	<b>EMB_CE_INV</b>	EMB MCE output inverse enable bit. The hardware active level is default logic low. 0 = Disable 1 = Enable	0x00

#### 1.14.6. EMB control register 2

<b>EMB_CR2</b>	<b>EMB control register 2</b>
Offset Address :	Reset Value :
<b>0x18</b>	<b>0x00100100</b>

31	30	29	28	27	26	25	24
Reserved				Reserved		Reserved	
23	22	21	20	19	18	17	16
Reserved			<b>EMB_ACCH</b>	<b>EMB_ACCW[3:0]</b>			
15	14	13	12	11	10	9	8
Reserved			<b>EMB_ACCS</b>	Reserved			<b>EMB_ALEH</b>
7	6	5	4	3	2	1	0
Reserved	<b>EMB_ALEW[2:0]</b>			Reserved			<b>EMB_ALES</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..26	-	Reserved	Reserved	0x00
25..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	<b>EMB_ACCH</b>	EMB SRAM/NOR bus data write access hold time. When read access, the data hold time is fixed to 0 MCLK clock time. Value 0 indicates 0 MCLK clock time. Time = EMB_ACCH * MCLK	0x01
19..16	rw	<b>EMB_ACCW</b>	EMB SRAM/NOR bus data access time. Value 0 indicates 1 MCLK clock time. Time = (EMB_ACCW+1) * MCLK	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	<b>EMB_ACCS</b>	EMB SRAM/NOR bus data access setup time. Value 0 indicates 0 MCLK clock time. Time = EMB_ACCS * MCLK	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	<b>EMB_ALEH</b>	EMB SRAM/NOR bus ALE/ALE2 hold time. Value 0 indicates 1 MCLK clock time. Time = EMB_ALEH * MCLK	0x01
7	-	Reserved	Reserved	0x00
6..4	rw	<b>EMB_ALEW</b>	EMB SRAM/NOR bus ALE/ALE2 pulse width. Value 0 indicates 1 MCLK clock time. Pulse width = (EMB_ALEW+1) * MCLK	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	<b>EMB_ALES</b>	EMB SRAM/NOR bus ALE/ALE2 setup time. Value 0 indicates 0 MCLK clock time. Time = EMB_ALES * MCLK	0x00

## 1.14.7. EMB Register Map

EMB Register Map

Register Number = 6

0	EMB_BUSYF	1	EMB_IEA	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
---	-----------	---	---------	---	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	--

## 1.15. Hardware Configure Registers

<b>Hardware Configure</b>	<b>(CFG) Hardware Option Bytes Configure Control</b>
Base Address :	<b>0x4FF00000</b>

### 1.15.1. CFG write protected Key register

CFG_KEY	CFG write protected Key register		
Offset Address :	0x0C	Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CFG_KEY[15:8]							
7	6	5	4	3	2	1	0
CFG_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	CFG_KEY	CFG key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except CFG_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.15.2. CFG option byte register 00

CFG_OR00		CFG option byte register 00	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved						CFG_BOD1_WE	CFG_BOD0_WE
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved		CFG_BOD1_TH[1:0]	
15	14	13	12	11	10	9	8
Reserved							CFG_LOCK_DIS
7	6	5	4	3	2	1	0
Reserved		Reserved				CFG_BOOT_MS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	r	CFG_BOD1_WE	BOD1 trigger Warm reset enable. When enables, BOD1 will trigger a reset to CPU if the voltage threshold detect event happened. When Cold reset, this value is load to RST_BOD1_WE and PW_BOD1_EN. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
24	r	CFG_BOD0_WE	BOD0 trigger Warm reset enable. When enables, BOD0 will trigger a reset to CPU if the voltage threshold detect event happened. When Cold reset, this value is load to RST_BOD0_WE and PW_BOD0_EN. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00



17..16	r	<b>CFG_BOD1_TH</b>	BOD1 detect voltage threshold select. 0x0 = 2.0v 0x1 = 2.4v 0x2 = 3.7v 0x3 = 4.2v	0x00
15..9	-	<b>Reserved</b>	Reserved	0x00
8	r	<b>CFG_LOCK_DIS</b>	Main Flash code locked enable. When enables, code dump on Writer is always 0xFF, page-erase and program is also disabled. 0 = Enable 1 = Disable (Code dump on Writer is transparent)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6..2	-	<b>Reserved</b>	Reserved	0x00
1..0	r	<b>CFG_BOOT_MS</b>	System cold reset boot memory select and memory is mapped at 0x0000 0000. These bits are not load into MEM_BOOT_MS after Warm reset. (These bits are loaded by inverting from option byte flash data.) 0x0 = Application Flash 0x1 = Boot Flash 0x2 = Embedded SRAM 0x3 = Reserved	0x00

### 1.15.3. CFG option byte register 01

<b>CFG_OR01</b>	<b>CFG option byte register 01</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>CFG_IAP_SIZE[7:0]</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	r	<b>CFG_IAP_SIZE</b>	IAP memory size select. Value 0 indicates the IAP memory size 0K-byte. Value 1 indicates the IAP memory size 1K-byte. (These bits are loaded by inverting from option byte flash data.)	0x00
7..0	-	<b>Reserved</b>	Reserved	0x00

### 1.15.4. CFG option byte register 02

<b>CFG_OR02</b>	<b>CFG option byte register 02</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>CFG_ISP_SIZE[7:0]</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	r	<b>CFG_ISP_SIZE</b>	ISP memory size select. Value 0 indicates no ISP flash memory	0x00

			and value 1~128 indicates ISP total memory size 1~128K-byte. (These bits are loaded by inverting from option byte flash data.)	
7..0	-	Reserved	Reserved	0x00

### 1.15.5. CFG option byte register 03

<b>CFG_OR03</b>	<b>CFG option byte register 03</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						CFG_IWDT_STP	CFG_IWDT_SLP
7	6	5	4	3	2	1	0
CFG_IWDT_DIV[3:0]				Reserved	CFG_IWDT_WE	CFG_IWDT_WP	CFG_IWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	r	CFG_IWDT_STP	IWDT counting control when chip in STOP mode. Force ILRCO running for IWDT in STOP mode. (This bit is loaded by inverting from option byte flash data.) 0 = Stop : Stop counting 1 = Keep : Keep counting	0x00
8	r	CFG_IWDT_SLP	IWDT counting control when chip in SLEEP mode. (This bit is loaded by inverting from option byte flash data.) 0 = Stop : Stop counting 1 = Keep : Keep counting	0x00
7..4	r	CFG_IWDT_DIV	IWDT internal clock CK_IWDT_INT input divider select. When CFG_IWDT_EN is enabled, these bits will be loaded to IWDT control registers. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512 0xA = DIV1024 : divided by 1024 0xB = DIV2048 : divided by 2048 0xC = DIV4096 : divided by 4096	0x0C
3	-	Reserved	Reserved	0x00
2	r	CFG_IWDT_WE	IWDT reset generation enable option. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
1	r	CFG_IWDT_WP	IWDT registers write protected enable. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable : Write-protected	0x00
0	r	CFG_IWDT_EN	IWDT enable after Cold reset. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00

## 1.15.6. CFG option byte register 05

CFG_OR05	CFG option byte register 05
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CFG_XOSC_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CFG_HS_SEL	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CFG_SWD_PIN	CFG_EXRST_PIN

Bit	Attr	Bit Name	Description	Reset
31	r	CFG_XOSC_EN	XOSC crystal oscillation circuit enable. When enables, the related pins are forced to do as internal OSC input/output pins and overrides the AFS setting. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27..26	-	Reserved	Reserved	0x00
25..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17	r	CFG_HS_SEL	CK_HS clock source select after power-on (Cold reset). After Cold reset, the selected clock source will be enabled automatically. (These bits are loaded by inverting from option byte flash data.) 0 = IHRCO 1 = ILRCO	0x00
16	-	Reserved	Reserved	0x00
15..9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	r	CFG_SWD_PIN	SWD interface pin control after power-on. When enables, the related pins are default forced to do as SWD interface pins and set as the AFS default setting after reset. (This bit is loaded by inverting from option byte flash data.) 0 = Enable 1 = Disable	0x00
0	r	CFG_EXRST_PIN	External reset pin control after power-on. When enables, the related pin is default forced to do as external reset pin and sets as the AFS default setting after reset. (This bit is loaded by inverting from option byte flash data.) 0 = Enable 1 = Disable	0x00

## 1.15.7. CFG option byte register 15

CFG_OR15	CFG option byte register 15
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CFG_ADC0_REFT[5:0]	Reserved

23	22	21	20	19	18	17	16
Reserved		CFG_ADC0_REFM[5:0]					
15	14	13	12	11	10	9	8
Reserved		CFG_ADC0_REFB[5:0]					
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..24	rw	CFG_ADC0_REFT	ADC0 reference voltage top level setting.	0x00
23..22	-	Reserved	Reserved	0x00
21..16	rw	CFG_ADC0_REFM	ADC0 reference voltage middle level setting.	0x00
15..14	-	Reserved	Reserved	0x00
13..8	rw	CFG_ADC0_REFB	ADC0 reference voltage bottom level setting.	0x00
7..0	-	Reserved	Reserved	0x00

## 1.15.8. CFG Register Map

CFG Register Map

Register Number = 7

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									</
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

## 1.16. EXIC Interrupt Registers

<b>EXIC Interrupt</b>	<b>(EXIC) External Interrupt Controller</b>
Base Address :	<b>0x50000000</b>

### 1.16.1. EXIC interrupt status register

EXIC_STA	EXIC interrupt status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		EXIC_PD_AF	EXIC_PD_OF	Reserved		EXIC_PC_AF	EXIC_PC_OF
7	6	5	4	3	2	1	0
Reserved		EXIC_PB_AF	EXIC_PB_OF	Reserved		EXIC_PA_AF	EXIC_PA_OF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	EXIC_PD_AF	External interrupt PDx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	r	EXIC_PD_OF	External interrupt PDx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	EXIC_PC_AF	External interrupt PCx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	r	EXIC_PC_OF	External interrupt PCx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	EXIC_PB_AF	External interrupt PBx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	r	EXIC_PB_OF	External interrupt PBx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	EXIC_PA_AF	External interrupt PAx AND path interrupt flag (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	r	EXIC_PA_OF	External interrupt PAx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.16.2. EXIC interrupt enable register

EXIC_INT				EXIC interrupt enable register			
Offset Address :				0x04	Reset Value :		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				EXIC_PD_IEA	EXIC_PC_IEA	EXIC_PB_IEA	EXIC_PA_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	EXIC_PD_IEA	EXIC port PD external interrupt all enable. When disables, the EXIC port PD global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
2	rw	EXIC_PC_IEA	EXIC port PC external interrupt all enable. When disables, the EXIC port PC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
1	rw	EXIC_PB_IEA	EXIC port PB external interrupt all enable. When disables, the EXIC port PB global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
0	rw	EXIC_PA_IEA	EXIC port PA external interrupt all enable. When disables, the EXIC port PA global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.16.3. EXIC control register 0

EXIC_CR0				EXIC control register 0			
Offset Address :				0x10	Reset Value :		
31	30	29	28	27	26	25	24
Reserved				EXIC_PD_AINV	EXIC_PC_AINV	EXIC_PB_AINV	EXIC_PA_AINV
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						EXIC_EM_RXEV	EXIC_EM_NMI
7	6	5	4	3	2	1	0
Reserved						EXIC_NMI_SW	Reserved

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	EXIC_PD_AINV	External interrupt PDx AND path signal inverse enable bit. 0 = Disable	0x00

			1 = Enable	
26	rw	<b>EXIC_PC_AINV</b>	External interrupt PCx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
25	rw	<b>EXIC_PB_AINV</b>	External interrupt PBx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	<b>EXIC_PA_AINV</b>	External interrupt PAX AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>EXIC_EM_RXEV</b>	Interrupt event mask control bit for RXEV. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_EM_NMI</b>	Interrupt event mask control bit for NMI. 0 = Disable (Mask) 1 = Enable	0x00
7..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>EXIC_NMI_SW</b>	Software NMI trigger bit. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.16.4. EXIC PA input interrupt pending flag register

<b>EXIC_PA_PF</b>	<b>EXIC PA input interrupt pending flag register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>EXIC_PA15_PF</b>	<b>EXIC_PA14_PF</b>	<b>EXIC_PA13_PF</b>	<b>EXIC_PA12_PF</b>	<b>EXIC_PA11_PF</b>	<b>EXIC_PA10_PF</b>	<b>EXIC_PA9_PF</b>	<b>EXIC_PA8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PA7_PF</b>	<b>EXIC_PA6_PF</b>	<b>EXIC_PA5_PF</b>	<b>EXIC_PA4_PF</b>	<b>EXIC_PA3_PF</b>	<b>EXIC_PA2_PF</b>	<b>EXIC_PA1_PF</b>	<b>EXIC_PA0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	rw	<b>EXIC_PA15_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	<b>EXIC_PA14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PA13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	<b>EXIC_PA12_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	<b>EXIC_PA11_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	<b>EXIC_PA10_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	<b>EXIC_PA9_PF</b>	Refer to the register descriptions of EXIC_PA0_PF.	0x00



			0 = Normal : No event occurred 1 = Happened : Event happened	
8	rw	<b>EXIC_PA8_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	<b>EXIC_PA7_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	<b>EXIC_PA6_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	<b>EXIC_PA5_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	<b>EXIC_PA4_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	<b>EXIC_PA3_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	<b>EXIC_PA2_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	<b>EXIC_PA1_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	<b>EXIC_PA0_PF</b>	EXIC pin input interrupt pending flag x for external input interrupt pin PAX. It set by hardware and software write 1 to clear the interrupt pending flag. ([x] is the related pin index = {0~15} ) Read the interrupt pending bit x on related external input interrupt pin : 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.16.5. EXIC PA Pad input trigger select register

<b>EXIC_PA_TRGS</b>	<b>EXIC PA Pad input trigger select register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_PA15_TRGS[1:0]</b>	<b>EXIC_PA14_TRGS[1:0]</b>	<b>EXIC_PA13_TRGS[1:0]</b>	<b>EXIC_PA12_TRGS[1:0]</b>	<b>EXIC_PA11_TRGS[1:0]</b>	<b>EXIC_PA10_TRGS[1:0]</b>	<b>EXIC_PA9_TRGS[1:0]</b>	<b>EXIC_PA8_TRGS[1:0]</b>
23	22	21	20	19	18	17	16
<b>EXIC_PA7_TRGS[1:0]</b>	<b>EXIC_PA6_TRGS[1:0]</b>	<b>EXIC_PA5_TRGS[1:0]</b>	<b>EXIC_PA4_TRGS[1:0]</b>	<b>EXIC_PA3_TRGS[1:0]</b>	<b>EXIC_PA2_TRGS[1:0]</b>	<b>EXIC_PA1_TRGS[1:0]</b>	<b>EXIC_PA0_TRGS[1:0]</b>
15	14	13	12	11	10	9	8
7	6	5	4	3	2	1	0

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>EXIC_PA15_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
29..28	rw	<b>EXIC_PA14_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	<b>EXIC_PA13_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS.	0x00

			0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	
25..24	rw	<b>EXIC_PA12_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	<b>EXIC_PA11_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	<b>EXIC_PA10_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	<b>EXIC_PA9_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	<b>EXIC_PA8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	<b>EXIC_PA7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PA6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PA5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PA4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PA3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PA2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PA1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag	0x00

			0x1 = Level 0x2 = Edge 0x3 = Dual-edge	
1..0	rw	<b>EXIC_PA0_TRGS</b>	External interrupt pin edge/level trigger event select. When set 0 to disable external interrupt pending flag bit EXIC_PAn_PF to be update. Set the input signal inversion bit of PA_INVn to select low/high level or rising/falling edge. When PA_INVn=0, select low level for EXIC_PAn_TRGS=0x01 and falling edge for EXIC_PAn_TRGS=0x02. On STOP mode, this function is forced to 'Level' by hardware however any setting value. ([n] is the related pin index = {0~15} ) 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.16.6. EXIC PA AOI Mask register

<b>EXIC_PA_MSK</b>	<b>EXIC PA AOI Mask register</b>
Offset Address :	<b>0x28</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PA15_AM</b>	<b>EXIC_PA14_AM</b>	<b>EXIC_PA13_AM</b>	<b>EXIC_PA12_AM</b>	<b>EXIC_PA11_AM</b>	<b>EXIC_PA10_AM</b>	<b>EXIC_PA9_AM</b>	<b>EXIC_PA8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PA7_AM</b>	<b>EXIC_PA6_AM</b>	<b>EXIC_PA5_AM</b>	<b>EXIC_PA4_AM</b>	<b>EXIC_PA3_AM</b>	<b>EXIC_PA2_AM</b>	<b>EXIC_PA1_AM</b>	<b>EXIC_PA0_AM</b>
15	14	13	12	11	10	9	8
<b>EXIC_PA15_OM</b>	<b>EXIC_PA14_OM</b>	<b>EXIC_PA13_OM</b>	<b>EXIC_PA12_OM</b>	<b>EXIC_PA11_OM</b>	<b>EXIC_PA10_OM</b>	<b>EXIC_PA9_OM</b>	<b>EXIC_PA8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PA7_OM</b>	<b>EXIC_PA6_OM</b>	<b>EXIC_PA5_OM</b>	<b>EXIC_PA4_OM</b>	<b>EXIC_PA3_OM</b>	<b>EXIC_PA2_OM</b>	<b>EXIC_PA1_OM</b>	<b>EXIC_PA0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>EXIC_PA15_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	<b>EXIC_PA14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	<b>EXIC_PA13_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<b>EXIC_PA12_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<b>EXIC_PA11_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<b>EXIC_PA10_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<b>EXIC_PA9_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<b>EXIC_PA8_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<b>EXIC_PA7_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<b>EXIC_PA6_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask)	0x00

			1 = Enable	
21	rw	<b>EXIC_PA5_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<b>EXIC_PA4_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	<b>EXIC_PA3_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<b>EXIC_PA2_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<b>EXIC_PA1_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<b>EXIC_PA0_AM</b>	External interrupt PAX AND mask bit x. Each bit is used to disable(mask) or enable the related PAX input line. ([x] is the related pin index = {0~15} ) 0 = Disable (Mask) 1 = Enable	0x00
15	rw	<b>EXIC_PA15_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	<b>EXIC_PA14_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<b>EXIC_PA13_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<b>EXIC_PA12_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<b>EXIC_PA11_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<b>EXIC_PA10_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<b>EXIC_PA9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PA8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<b>EXIC_PA7_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<b>EXIC_PA6_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<b>EXIC_PA5_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<b>EXIC_PA4_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<b>EXIC_PA3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

2	rw	<b>EXIC_PA2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<b>EXIC_PA1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PA0_OM</b>	External interrupt PAX OR mask bit x. Each bit is used to mask or enable the related PAX input line. ([x] is the related pin index = {0~15} ) 0 = Disable (Mask) 1 = Enable	0x00

### 1.16.7. EXIC PB input interrupt pending flag register

<b>EXIC_PB_PF</b>	<b>EXIC PB input interrupt pending flag register</b>
Offset Address :	<b>0x30</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>EXIC_PB15_PF</b>	<b>EXIC_PB14_PF</b>	<b>EXIC_PB13_PF</b>	<b>EXIC_PB12_PF</b>	<b>EXIC_PB11_PF</b>	<b>EXIC_PB10_PF</b>	<b>EXIC_PB9_PF</b>	<b>EXIC_PB8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PB7_PF</b>	<b>EXIC_PB6_PF</b>	<b>EXIC_PB5_PF</b>	<b>EXIC_PB4_PF</b>	<b>EXIC_PB3_PF</b>	<b>EXIC_PB2_PF</b>	<b>EXIC_PB1_PF</b>	<b>EXIC_PB0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>EXIC_PB15_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	<b>EXIC_PB14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PB13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	<b>EXIC_PB12_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	<b>EXIC_PB11_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	<b>EXIC_PB10_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	<b>EXIC_PB9_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	<b>EXIC_PB8_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	<b>EXIC_PB7_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	<b>EXIC_PB6_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	<b>EXIC_PB5_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred	0x00

			1 = Happened : Event happened	
4	rw	<b>EXIC_PB4_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	<b>EXIC_PB3_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	<b>EXIC_PB2_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	<b>EXIC_PB1_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	<b>EXIC_PB0_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.16.8. EXIC PB Pad input trigger select register

<b>EXIC_PB_TRGS</b>	<b>EXIC PB Pad input trigger select register</b>		
Offset Address :	<b>0x34</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PB15_TRGS[1:0]</b>	<b>EXIC_PB14_TRGS[1:0]</b>	<b>EXIC_PB13_TRGS[1:0]</b>	<b>EXIC_PB12_TRGS[1:0]</b>	<b>EXIC_PB11_TRGS[1:0]</b>	<b>EXIC_PB10_TRGS[1:0]</b>	<b>EXIC_PB9_TRGS[1:0]</b>	<b>EXIC_PB8_TRGS[1:0]</b>
23	22	21	20	19	18	17	16
<b>EXIC_PB7_TRGS[1:0]</b>	<b>EXIC_PB6_TRGS[1:0]</b>	<b>EXIC_PB5_TRGS[1:0]</b>	<b>EXIC_PB4_TRGS[1:0]</b>	<b>EXIC_PB3_TRGS[1:0]</b>	<b>EXIC_PB2_TRGS[1:0]</b>	<b>EXIC_PB1_TRGS[1:0]</b>	<b>EXIC_PB0_TRGS[1:0]</b>

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>EXIC_PB15_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
29..28	rw	<b>EXIC_PB14_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	<b>EXIC_PB13_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	<b>EXIC_PB12_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	<b>EXIC_PB11_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	<b>EXIC_PB10_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level	0x00

			0x2 = Edge 0x3 = Dual-edge	
19..18	rw	<b>EXIC_PB9_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	<b>EXIC_PB8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	<b>EXIC_PB7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PB6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PB5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PB4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PB3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PB2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PB1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PB0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.16.9. EXIC PB AOI Mask register

<b>EXIC_PB_MSK</b>	<b>EXIC PB AOI Mask register</b>
Offset Address :	<b>0x38</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PB15_AM</b>	<b>EXIC_PB14_AM</b>	<b>EXIC_PB13_AM</b>	<b>EXIC_PB12_AM</b>	<b>EXIC_PB11_AM</b>	<b>EXIC_PB10_AM</b>	<b>EXIC_PB9_AM</b>	<b>EXIC_PB8_AM</b>



23	22	21	20	19	18	17	16
EXIC_PB7_AM	EXIC_PB6_AM	EXIC_PB5_AM	EXIC_PB4_AM	EXIC_PB3_AM	EXIC_PB2_AM	EXIC_PB1_AM	EXIC_PB0_AM
15	14	13	12	11	10	9	8
EXIC_PB15_OM	EXIC_PB14_OM	EXIC_PB13_OM	EXIC_PB12_OM	EXIC_PB11_OM	EXIC_PB10_OM	EXIC_PB9_OM	EXIC_PB8_OM
7	6	5	4	3	2	1	0
EXIC_PB7_OM	EXIC_PB6_OM	EXIC_PB5_OM	EXIC_PB4_OM	EXIC_PB3_OM	EXIC_PB2_OM	EXIC_PB1_OM	EXIC_PB0_OM

Bit	Attr	Bit Name	Description	Reset
31	rw	EXIC_PB15_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	EXIC_PB14_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	EXIC_PB13_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	EXIC_PB12_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	EXIC_PB11_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	EXIC_PB10_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	EXIC_PB9_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	EXIC_PB8_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	EXIC_PB7_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	EXIC_PB6_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
21	rw	EXIC_PB5_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	EXIC_PB4_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	EXIC_PB3_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	EXIC_PB2_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	EXIC_PB1_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	EXIC_PB0_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	rw	EXIC_PB15_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	EXIC_PB14_OM	Refer to the register descriptions of EXIC_PA0_OM.	0x00



			0 = Disable (Mask) 1 = Enable	
13	rw	EXIC_PB13_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	EXIC_PB12_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	EXIC_PB11_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	EXIC_PB10_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	EXIC_PB9_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	EXIC_PB8_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	EXIC_PB7_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	EXIC_PB6_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	EXIC_PB5_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	EXIC_PB4_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	EXIC_PB3_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	EXIC_PB2_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	EXIC_PB1_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	EXIC_PB0_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

### 1.16.10. EXIC PC input interrupt pending flag register

<b>EXIC_PC_PF</b>	<b>EXIC PC input interrupt pending flag register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	EXIC_PC14_PF	EXIC_PC13_PF	EXIC_PC12_PF	EXIC_PC11_PF	EXIC_PC10_PF	EXIC_PC9_PF	EXIC_PC8_PF
7	6	5	4	3	2	1	0
EXIC_PC7_PF	EXIC_PC6_PF	EXIC_PC5_PF	EXIC_PC4_PF	EXIC_PC3_PF	EXIC_PC2_PF	EXIC_PC1_PF	EXIC_PC0_PF

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	rw	EXIC_PC14_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	EXIC_PC13_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	EXIC_PC12_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	EXIC_PC11_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	EXIC_PC10_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	EXIC_PC9_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	EXIC_PC8_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	EXIC_PC7_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	EXIC_PC6_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	EXIC_PC5_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	EXIC_PC4_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	EXIC_PC3_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	EXIC_PC2_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	EXIC_PC1_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	EXIC_PC0_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.16.11. EXIC PC Pad input trigger select register

<b>EXIC_PC_TRGS</b>	<b>EXIC PC Pad input trigger select register</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		EXIC_PC14_TRGS[1:0]		EXIC_PC13_TRGS[1:0]		EXIC_PC12_TRGS[1:0]	
23	22	21	20	19	18	17	16
EXIC_PC11_TRGS[1:0]		EXIC_PC10_TRGS[1:0]		EXIC_PC9_TRGS[1:0]		EXIC_PC8_TRGS[1:0]	
15	14	13	12	11	10	9	8
EXIC_PC7_TRGS[1:0]		EXIC_PC6_TRGS[1:0]		EXIC_PC5_TRGS[1:0]		EXIC_PC4_TRGS[1:0]	
7	6	5	4	3	2	1	0

EXIC_PC3_TRGS[1:0]		EXIC_PC2_TRGS[1:0]		EXIC_PC1_TRGS[1:0]		EXIC_PC0_TRGS[1:0]	
Bit	Attr	Bit Name	Description			Reset	
31..30	-	Reserved	Reserved			0x00	
29..28	rw	EXIC_PC14_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
27..26	rw	EXIC_PC13_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
25..24	rw	EXIC_PC12_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
23..22	rw	EXIC_PC11_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
21..20	rw	EXIC_PC10_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
19..18	rw	EXIC_PC9_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
17..16	rw	EXIC_PC8_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
15..14	rw	EXIC_PC7_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
13..12	rw	EXIC_PC6_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
11..10	rw	EXIC_PC5_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
9..8	rw	EXIC_PC4_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
7..6	rw	EXIC_PC3_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag			0x00	

			0x1 = Level 0x2 = Edge 0x3 = Dual-edge	
5..4	rw	<b>EXIC_PC2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PC1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PC0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.16.12. EXIC PC AOI Mask register

<b>EXIC_PC_MSK</b>	<b>EXIC PC AOI Mask register</b>
Offset Address :	<b>0x48</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	<b>EXIC_PC14_AM</b>	<b>EXIC_PC13_AM</b>	<b>EXIC_PC12_AM</b>	<b>EXIC_PC11_AM</b>	<b>EXIC_PC10_AM</b>	<b>EXIC_PC9_AM</b>	<b>EXIC_PC8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PC7_AM</b>	<b>EXIC_PC6_AM</b>	<b>EXIC_PC5_AM</b>	<b>EXIC_PC4_AM</b>	<b>EXIC_PC3_AM</b>	<b>EXIC_PC2_AM</b>	<b>EXIC_PC1_AM</b>	<b>EXIC_PC0_AM</b>
15	14	13	12	11	10	9	8
Reserved	<b>EXIC_PC14_OM</b>	<b>EXIC_PC13_OM</b>	<b>EXIC_PC12_OM</b>	<b>EXIC_PC11_OM</b>	<b>EXIC_PC10_OM</b>	<b>EXIC_PC9_OM</b>	<b>EXIC_PC8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PC7_OM</b>	<b>EXIC_PC6_OM</b>	<b>EXIC_PC5_OM</b>	<b>EXIC_PC4_OM</b>	<b>EXIC_PC3_OM</b>	<b>EXIC_PC2_OM</b>	<b>EXIC_PC1_OM</b>	<b>EXIC_PC0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>EXIC_PC14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	<b>EXIC_PC13_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<b>EXIC_PC12_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<b>EXIC_PC11_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<b>EXIC_PC10_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<b>EXIC_PC9_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<b>EXIC_PC8_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<b>EXIC_PC7_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<b>EXIC_PC6_AM</b>	Refer to the register descriptions of EXIC_PA0_AM.	0x00

			0 = Disable (Mask) 1 = Enable	
21	rw	<b>EXIC_PC5_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<b>EXIC_PC4_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	<b>EXIC_PC3_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<b>EXIC_PC2_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<b>EXIC_PC1_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<b>EXIC_PC0_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14	rw	<b>EXIC_PC14_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<b>EXIC_PC13_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<b>EXIC_PC12_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<b>EXIC_PC11_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<b>EXIC_PC10_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<b>EXIC_PC9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PC8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<b>EXIC_PC7_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<b>EXIC_PC6_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<b>EXIC_PC5_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<b>EXIC_PC4_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<b>EXIC_PC3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<b>EXIC_PC2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

1	rw	<b>EXIC_PC1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PC0_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

### 1.16.13. EXIC PD input interrupt pending flag register

<b>EXIC_PD_PF</b>	<b>EXIC PD input interrupt pending flag register</b>
Offset Address :	<b>0x50</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>EXIC_PD15_PF</b>	<b>EXIC_PD14_PF</b>	<b>EXIC_PD13_PF</b>	<b>EXIC_PD12_PF</b>	<b>EXIC_PD11_PF</b>	<b>EXIC_PD10_PF</b>	<b>EXIC_PD9_PF</b>	<b>EXIC_PD8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PD7_PF</b>	<b>EXIC_PD6_PF</b>	<b>EXIC_PD5_PF</b>	<b>EXIC_PD4_PF</b>	<b>EXIC_PD3_PF</b>	<b>EXIC_PD2_PF</b>	<b>EXIC_PD1_PF</b>	<b>EXIC_PD0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>EXIC_PD15_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	<b>EXIC_PD14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PD13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	<b>EXIC_PD12_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	<b>EXIC_PD11_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	<b>EXIC_PD10_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	<b>EXIC_PD9_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	<b>EXIC_PD8_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	<b>EXIC_PD7_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	<b>EXIC_PD6_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	<b>EXIC_PD5_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	<b>EXIC_PD4_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	<b>EXIC_PD3_PF</b>	Refer to the register descriptions of EXIC_PA0_PF.	0x00

			0 = Normal : No event occurred 1 = Happened : Event happened	
2	rw	EXIC_PD2_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	EXIC_PD1_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	EXIC_PD0_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

#### 1.16.14. EXIC PD Pad input trigger select register

EXIC_PD_TRGS	EXIC PD Pad input trigger select register
Offset Address :	0x54
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_PD15_TRGS[1:0]	EXIC_PD14_TRGS[1:0]	EXIC_PD13_TRGS[1:0]	EXIC_PD12_TRGS[1:0]	EXIC_PD11_TRGS[1:0]	EXIC_PD10_TRGS[1:0]	EXIC_PD9_TRGS[1:0]	EXIC_PD8_TRGS[1:0]
23	22	21	20	19	18	17	16
EXIC_PD7_TRGS[1:0]	EXIC_PD6_TRGS[1:0]	EXIC_PD5_TRGS[1:0]	EXIC_PD4_TRGS[1:0]	EXIC_PD3_TRGS[1:0]	EXIC_PD2_TRGS[1:0]	EXIC_PD1_TRGS[1:0]	EXIC_PD0_TRGS[1:0]

Bit	Attr	Bit Name	Description	Reset
31..30	rw	EXIC_PD15_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
29..28	rw	EXIC_PD14_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	EXIC_PD13_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	EXIC_PD12_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	EXIC_PD11_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	EXIC_PD10_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	EXIC_PD9_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level	0x00

			0x2 = Edge 0x3 = Dual-edge	
17..16	rw	<b>EXIC_PD8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	<b>EXIC_PD7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PD6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PD5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PD4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PD3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PD2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PD1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PD0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.16.15. EXIC PD AOI Mask register

<b>EXIC_PD_MSK</b>	<b>EXIC PD AOI Mask register</b>
Offset Address :	<b>0x58</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PD15_AM</b>	<b>EXIC_PD14_AM</b>	<b>EXIC_PD13_AM</b>	<b>EXIC_PD12_AM</b>	<b>EXIC_PD11_AM</b>	<b>EXIC_PD10_AM</b>	<b>EXIC_PD9_AM</b>	<b>EXIC_PD8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PD7_AM</b>	<b>EXIC_PD6_AM</b>	<b>EXIC_PD5_AM</b>	<b>EXIC_PD4_AM</b>	<b>EXIC_PD3_AM</b>	<b>EXIC_PD2_AM</b>	<b>EXIC_PD1_AM</b>	<b>EXIC_PD0_AM</b>
15	14	13	12	11	10	9	8
<b>EXIC_PD15_OM</b>	<b>EXIC_PD14_OM</b>	<b>EXIC_PD13_OM</b>	<b>EXIC_PD12_OM</b>	<b>EXIC_PD11_OM</b>	<b>EXIC_PD10_OM</b>	<b>EXIC_PD9_OM</b>	<b>EXIC_PD8_OM</b>
7	6	5	4	3	2	1	0



EXIC_PD7_OM	EXIC_PD6_OM	EXIC_PD5_OM	EXIC_PD4_OM	EXIC_PD3_OM	EXIC_PD2_OM	EXIC_PD1_OM	EXIC_PD0_OM
-------------	-------------	-------------	-------------	-------------	-------------	-------------	-------------

Bit	Attr	Bit Name	Description	Reset
31	rw	EXIC_PD15_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	EXIC_PD14_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	EXIC_PD13_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	EXIC_PD12_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	EXIC_PD11_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	EXIC_PD10_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	EXIC_PD9_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	EXIC_PD8_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	EXIC_PD7_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	EXIC_PD6_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
21	rw	EXIC_PD5_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	EXIC_PD4_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	EXIC_PD3_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	EXIC_PD2_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	EXIC_PD1_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	EXIC_PD0_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	rw	EXIC_PD15_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	EXIC_PD14_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	EXIC_PD13_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

12	rw	<b>EXIC_PD12_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<b>EXIC_PD11_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<b>EXIC_PD10_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<b>EXIC_PD9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PD8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<b>EXIC_PD7_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<b>EXIC_PD6_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<b>EXIC_PD5_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<b>EXIC_PD4_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<b>EXIC_PD3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<b>EXIC_PD2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<b>EXIC_PD1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PD0_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

#### 1.16.16. EXIC Interrupt source identity register 0

<b>EXIC_SRC0</b>		<b>EXIC Interrupt source identity register 0</b>					
Offset Address :		<b>0x60</b>	Reset Value :		<b>0x00000000</b>		
31	30	29	28	27	26	25	24
<b>EXIC_ID3[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID2[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID1[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID0[7:0]</b>							
Bit	Attr	Bit Name	Description				Reset
31..24	r	<b>EXIC_ID3</b>	Interrupt source-3 identity. 0x1 = EXINT0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved				0x00

23..16	r	<b>EXIC_ID2</b>	Interrupt source-2 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID1</b>	Interrupt source-1 identity. 0x1 = IWDT 0x2 = PW 0x4 = Reserved 0x8 = RTC 0x10 = CSC 0x20 = APB 0x40 = MEM 0x80 = EMB	0x00
7..0	r	<b>EXIC_ID0</b>	Interrupt source-0 identity. 0x1 = WWDT 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.17. EXIC interrupt source identity register 1

<b>EXIC_SRC1</b>	<b>EXIC interrupt source identity register 1</b>
Offset Address :	0x64
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_ID7[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID6[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID5[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID4[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID7</b>	Interrupt source-7 identity. 0x1 = CMP 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	<b>EXIC_ID6</b>	Interrupt source-6 identity. 0x1 = EXINT3 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID5</b>	Interrupt source-5 identity. 0x1 = EXINT2 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID4</b>	Interrupt source-4 identity. 0x1 = EXINT1 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.18. EXIC interrupt source identity register 2

<b>EXIC_SRC2</b>	<b>EXIC interrupt source identity register 2</b>
Offset Address :	0x68
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID11[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID10[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID9[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID8[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID11	Interrupt source-11 identity. 0x1 = DAC 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID10	Interrupt source-10 identity. 0x1 = ADC 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	EXIC_ID9	Interrupt source-9 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	EXIC_ID8	Interrupt source-8 identity. 0x1 = DMA 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.19. EXIC interrupt source identity register 3

<b>EXIC_SRC3</b>	<b>EXIC interrupt source identity register 3</b>
Offset Address :	0x6C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID15[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID14[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID13[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID12[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID15	Interrupt source-15 identity. 0x1 = TM20 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID14	Interrupt source-14 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM16 0x8 = Reserved	0x00
15..8	r	EXIC_ID13	Interrupt source-13 identity. 0x1 = TM10 0x2 = Reserved	0x00

			0x4 = Reserved 0x8 = Reserved	
7..0	r	EXIC_ID12	Interrupt source-12 identity. 0x1 = TM00 0x2 = TM01 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.20. EXIC interrupt source identity register 4

<b>EXIC_SRC4</b>	<b>EXIC interrupt source identity register 4</b>
Offset Address :	0x70
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID19[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID18[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID17[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID16[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID19	Interrupt source-19 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID18	Interrupt source-18 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	EXIC_ID17	Interrupt source-17 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM36 0x8 = Reserved	0x00
7..0	r	EXIC_ID16	Interrupt source-16 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM26 0x8 = Reserved	0x00

### 1.16.21. EXIC interrupt source identity register 5

<b>EXIC_SRC5</b>	<b>EXIC interrupt source identity register 5</b>
Offset Address :	0x74
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID23[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID22[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID21[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID20[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID23	Interrupt source-23 identity.	0x00

			0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	
23..16	r	<b>EXIC_ID22</b>	Interrupt source-22 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID21</b>	Interrupt source-21 identity. 0x1 = URT1 0x2 = URT2 0x4 = URT3 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID20</b>	Interrupt source-20 identity. 0x1 = URT0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.22. EXIC interrupt source identity register 6

<b>EXIC_SRC6</b>	<b>EXIC interrupt source identity register 6</b>
Offset Address :	0x78
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_ID27[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID26[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID25[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID24[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID27</b>	Interrupt source-27 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	<b>EXIC_ID26</b>	Interrupt source-26 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID25</b>	Interrupt source-25 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID24</b>	Interrupt source-24 identity. 0x1 = SPI0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.16.23. EXIC interrupt source identity register 7

<b>EXIC_SRC7</b>	<b>EXIC interrupt source identity register 7</b>
Offset Address :	0x7C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID31[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID30[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID29[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID28[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID31	Interrupt source-31 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID30	Interrupt source-30 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	EXIC_ID29	Interrupt source-29 identity. 0x1 = I2C1 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	EXIC_ID28	Interrupt source-28 identity. 0x1 = I2C0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

## 1.16.24. EXIC Register Map

EXIC Register Map

Register Number = 23

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	EXIC_STA	Reserved										Reserved										Reserved										EXIC_PA_AF	EXIC_PA_OF
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	EXIC_INT	Reserved										Reserved										Reserved										EXIC_PC_IEA	EXIC_PA_IEA
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	EXIC_CR0	Reserved										Reserved										Reserved										EXIC_NMI_SW	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	EXIC_PA_PF	Reserved										Reserved										Reserved										EXIC_PA1_PPF	EXIC_PA0_PPF
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	EXIC_PA_TRGS	Reserved										Reserved										Reserved										EXIC_PA1_TRGS [1:0]	EXIC_PA0_TRGS [1:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	EXIC_PA_MSK	Reserved										Reserved										Reserved										EXIC_PA15_AM [1:0]	EXIC_PA0_OM
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	EXIC_PB_PF	Reserved										Reserved										Reserved										EXIC_PB15_PPF	EXIC_PB0_PPF
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	EXIC_PB_TRGS	Reserved										Reserved										Reserved										EXIC_PB15_TRGS [1:0]	EXIC_PB0_TRGS [1:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



EXIC_PB0_OM	0	EXIC_PC0_PF	0	EXIC_PC0_TRGS	0	EXIC_PC0_OM	0	EXIC_PD0_PF	0	EXIC_PD0_TRGS	0	EXIC_PD0_OM	0	EXIC_ID0[7:0]	EXIC_ID4[7:0]	0
EXIC_PB1_OM	0	EXIC_PC1_PF	0	[1:0]	0	EXIC_PC1_OM	0	EXIC_PD1_PF	0	[1:0]	0	EXIC_PD1_OM	0			0
EXIC_PB2_OM	0	EXIC_PC2_PF	0	EXIC_PC1_TRGS	0	EXIC_PC2_OM	0	EXIC_PD2_PF	0	EXIC_PD1_TRGS	0	EXIC_PD2_OM	0			0
EXIC_PB3_OM	0	EXIC_PC3_PF	0	[1:0]	0	EXIC_PC3_OM	0	EXIC_PD3_PF	0	[1:0]	0	EXIC_PD3_OM	0			0
EXIC_PB4_OM	0	EXIC_PC4_PF	0	EXIC_PC2_TRGS	0	EXIC_PC4_OM	0	EXIC_PD4_PF	0	EXIC_PD2_TRGS	0	EXIC_PD4_OM	0	0	0	0
EXIC_PB5_OM	0	EXIC_PC5_PF	0	[1:0]	0	EXIC_PC5_OM	0	EXIC_PD5_PF	0	[1:0]	0	EXIC_PD5_OM	0	0	0	0
EXIC_PB6_OM	0	EXIC_PC6_PF	0	EXIC_PC3_TRGS	0	EXIC_PC6_OM	0	EXIC_PD6_PF	0	EXIC_PD3_TRGS	0	EXIC_PD6_OM	0	0	0	0
EXIC_PB7_OM	0	EXIC_PC7_PF	0	[1:0]	0	EXIC_PC7_OM	0	EXIC_PD7_PF	0	[1:0]	0	EXIC_PD7_OM	0	0	0	0
EXIC_PB8_OM	0	EXIC_PC8_PF	0	EXIC_PC4_TRGS	0	EXIC_PC8_OM	0	EXIC_PD8_PF	0	EXIC_PD4_TRGS	0	EXIC_PD8_OM	0	0	0	0
EXIC_PB9_OM	0	EXIC_PC9_PF	0	[1:0]	0	EXIC_PC9_OM	0	EXIC_PD9_PF	0	[1:0]	0	EXIC_PD9_OM	0	0	0	0
EXIC_PB10_OM	0	EXIC_PC10_PF	0	EXIC_PC5_TRGS	0	EXIC_PC10_OM	0	EXIC_PD10_PF	0	EXIC_PD5_TRGS	0	EXIC_PD10_OM	0	0	0	0
EXIC_PB11_OM	0	EXIC_PC11_PF	0	[1:0]	0	EXIC_PC11_OM	0	EXIC_PD11_PF	0	[1:0]	0	EXIC_PD11_OM	0	0	0	0
EXIC_PB12_OM	0	EXIC_PC12_PF	0	EXIC_PC6_TRGS	0	EXIC_PC12_OM	0	EXIC_PD12_PF	0	EXIC_PD6_TRGS	0	EXIC_PD12_OM	0	0	0	0
EXIC_PB13_OM	0	EXIC_PC13_PF	0	[1:0]	0	EXIC_PC13_OM	0	EXIC_PD13_PF	0	[1:0]	0	EXIC_PD13_OM	0	0	0	0
EXIC_PB14_OM	0	EXIC_PC14_PF	0	EXIC_PC7_TRGS	0	EXIC_PC14_OM	0	EXIC_PD14_PF	0	EXIC_PD7_TRGS	0	EXIC_PD14_OM	0	0	0	0
EXIC_PB15_OM	0	Reserved	0	[1:0]	0	Reserved	0	EXIC_PD15_PF	0	[1:0]	0	EXIC_PD15_AM	0	0	0	0
EXIC_PB0_AM	0	EXIC_PC0_OM	0	EXIC_PC8_TRGS	0	EXIC_PC0_AM	0	EXIC_PD0_PF	0	EXIC_PD8_TRGS	0	EXIC_PD0_AM	0	EXIC_ID2[7:0]	EXIC_ID6[7:0]	0
EXIC_PB1_AM	0	EXIC_PC1_OM	0	[1:0]	0	EXIC_PC1_AM	0	EXIC_PD1_PF	0	[1:0]	0	EXIC_PD1_AM	0			0
EXIC_PB2_AM	0	EXIC_PC2_OM	0	EXIC_PC9_TRGS	0	EXIC_PC2_AM	0	EXIC_PD2_PF	0	EXIC_PD9_TRGS	0	EXIC_PD2_AM	0			0
EXIC_PB3_AM	0	[1:0]	0	[1:0]	0	EXIC_PC3_AM	0	EXIC_PD3_PF	0	[1:0]	0	EXIC_PD3_AM	0			0
EXIC_PB4_AM	0	EXIC_PC10_TRGS	0	EXIC_PC10_TRGS	0	EXIC_PC4_AM	0	EXIC_PD4_PF	0	EXIC_PD10_TRGS	0	EXIC_PD4_AM	0	0	0	0
EXIC_PB5_AM	0	[1:0]	0	[1:0]	0	EXIC_PC5_AM	0	EXIC_PD5_PF	0	[1:0]	0	EXIC_PD5_AM	0	0	0	0
EXIC_PB6_AM	0	EXIC_PC11_TRGS	0	EXIC_PC11_TRGS	0	EXIC_PC6_AM	0	EXIC_PD6_PF	0	EXIC_PD11_TRGS	0	EXIC_PD6_AM	0	0	0	0
EXIC_PB7_AM	0	[1:0]	0	[1:0]	0	EXIC_PC7_AM	0	EXIC_PD7_PF	0	[1:0]	0	EXIC_PD7_AM	0	0	0	0
EXIC_PB8_AM	0	EXIC_PC12_TRGS	0	EXIC_PC12_TRGS	0	EXIC_PC8_AM	0	EXIC_PD8_PF	0	EXIC_PD12_TRGS	0	EXIC_PD8_AM	0	0	0	0
EXIC_PB9_AM	0	[1:0]	0	[1:0]	0	EXIC_PC9_AM	0	EXIC_PD9_PF	0	[1:0]	0	EXIC_PD9_AM	0	0	0	0
EXIC_PB10_AM	0	EXIC_PC13_TRGS	0	EXIC_PC13_TRGS	0	EXIC_PC10_AM	0	EXIC_PD10_PF	0	EXIC_PD13_TRGS	0	EXIC_PD10_AM	0	0	0	0
EXIC_PB11_AM	0	[1:0]	0	[1:0]	0	EXIC_PC11_AM	0	EXIC_PD11_PF	0	[1:0]	0	EXIC_PD11_AM	0	0	0	0
EXIC_PB12_AM	0	EXIC_PC14_TRGS	0	EXIC_PC14_TRGS	0	EXIC_PC12_AM	0	EXIC_PD12_PF	0	EXIC_PD14_TRGS	0	EXIC_PD12_AM	0	0	0	0
EXIC_PB13_AM	0	[1:0]	0	[1:0]	0	EXIC_PC13_AM	0	EXIC_PD13_PF	0	[1:0]	0	EXIC_PD13_AM	0	0	0	0
EXIC_PB14_AM	0	Reserved	0	Reserved	0	EXIC_PC14_AM	0	EXIC_PD14_PF	0	EXIC_PD15_TRGS	0	EXIC_PD14_AM	0	0	0	0
EXIC_PB15_AM	0	0	0	Reserved	0	Reserved	0	EXIC_PD15_PF	0	[1:0]	0	EXIC_PD15_AM	0	0	0	0
EXIC_PB_MSK	0x00000000	EXIC_PC_PF	0x00000000	EXIC_PC_TRGS	0x00000000	EXIC_PC_MSK	0x00000000	EXIC_PD_PF	0x00000000	EXIC_PD_TRGS	0x00000000	EXIC_PD_MSK	0x00000000	EXIC_SRC0	EXIC_SRC1	0x00000000

0x68	EXIC_SRC2	EXIC_ID11[7:0]	EXIC_ID10[7:0]	EXIC_ID9[7:0]	EXIC_ID8[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x6C	EXIC_SRC3	EXIC_ID15[7:0]	EXIC_ID14[7:0]	EXIC_ID13[7:0]	EXIC_ID12[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x70	EXIC_SRC4	EXIC_ID19[7:0]	EXIC_ID18[7:0]	EXIC_ID17[7:0]	EXIC_ID16[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x74	EXIC_SRC5	EXIC_ID23[7:0]	EXIC_ID22[7:0]	EXIC_ID21[7:0]	EXIC_ID20[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x78	EXIC_SRC6	EXIC_ID27[7:0]	EXIC_ID26[7:0]	EXIC_ID25[7:0]	EXIC_ID24[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x7C	EXIC_SRC7	EXIC_ID31[7:0]	EXIC_ID30[7:0]	EXIC_ID29[7:0]	EXIC_ID28[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0

## 1.17. I2C0 Control Registers

<b>I2C0 Control</b>	<b>(I2C0) I2C Control Module-0</b>
Base Address :	<b>0x51000000</b>

## 1.17.1. I2C0 status register

<b>I2C0_STA</b>	<b>I2C0 status register</b>		
<b>Offset Address :</b>	<b>0x00</b>	<b>Reset Value :</b>	<b>0x00000080</b>

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
I2C0_BERRF	I2C0_ALOSF	I2C0_NACKF	I2C0_TOVRF	I2C0_ROVRF	I2C0_TXRF	I2C0_STPSTRF	I2C0_TSCF
15	14	13	12	11	10	9	8
I2C0_RWF	I2C0_MSTF	I2C0_SLAF	I2C0_SADRF	I2C0_ERRCF	I2C0_CNTF	I2C0_STOPF	I2C0_RSTRF
7	6	5	4	3	2	1	0
I2C0_TXF	I2C0_RXF	Reserved	I2C0_TMOUTF	I2C0_ERRF	I2C0_BUFF	I2C0_EVENTF	I2C0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	I2C0_BERRF	I2C bus error flag for invalid Stop/Start state. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	I2C0_ALOSF	I2C bus arbitration lost error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	I2C0_NACKF	I2C Not Acknowledge received error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	I2C0_TOVRF	I2C data buffer transmit underrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is underrun, this bit is set and interrupt is generated if I2C0_ERR_IE is enabled. Also, the I2C0_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	I2C0_ROVRF	I2C data buffer receive overrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is overrun, this bit is set and interrupt is generated if I2C0_ERR_IE is enabled. Also, the I2C0_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	I2C0_TXRF	I2C transmit data register remained status. (set and clear by hardware) When occurs bus NACK error and I2C0_NACKF is asserted, this bit is used to check the data register content whether has remain data. The I2C master will STOP and firmware can calculate the corrected total transfer count by I2C0_ACNT. It is cleared in slave address matched state and updated after last byte NACK state. 0 = No data 1 = Remained data	0x00
17	rw	I2C0_STPSTRF	I2C Stop or Start detection flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
16	rw	I2C0_TSCF	I2C shadow buffer transfer complete flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	I2C0_RWF	I2C read or write transfer direction status. It always update at slave address read/write state. 0 = Write 1 = Read	0x00
14	r	I2C0_MSTF	I2C master mode detection status. It set by Start command and clear by Stop state.	0x00
13	r	I2C0_SLAF	I2C slave mode detection status. It set by Slave address matched condition and clear by Start/Stop conditions.	0x00
12	rw	I2C0_SADRF	I2C slave mode slave address matched flag. This flag is also asserted for master mode if transmit mode slave address unmatched or received mode slave address asserted. When wakeup from STOP mode by detection matched slave address, user needs to clear this bit to disable the clock stretching and releases clock signal for external master. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	I2C0_ERRCF	I2C master mode NACK error flag and state control bit. (set by hardware and clear by software writing 1 or hardware auto clear during START/STOP state) This bit is asserted if occurs NACK during slave-address cycle or data cycle of receive access. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	I2C0_CNTF	I2C buffer count I2C0_BUF_CNT empty status. (set by hardware and clear by software writing 1 or I2C0_BUF_CNT written) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	I2C0_STOPF	I2C stop detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	I2C0_RSTRF	I2C repeat start asserted flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	I2C0_TXF	I2C Transmit data register empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C_DAT is written or this flag set to 1 by software. The flag is set after I2C reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
6	rw	I2C0_RXF	I2C Receive data register not empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C0_DAT is read or this flag set to 1 by software. But it does not be cleared when I2C0_DAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	-	Reserved	Reserved	0x00
4	rw	I2C0_TMOUTF	I2C time-out detect flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	I2C0_ERRF	I2C error interrupt flag for invalid no ack, bus arbitration lost bus error or data overrun error. (set by hardware , clear by software	0x00

			setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
2	rw	I2C0_BUFF	I2C buffer mode event flag. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	I2C0_EVENTF	I2C status event interrupt Flag. For Byte mode, this bit must be cleared and hardware can process to next state (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	r	I2C0_BUSYF	I2C busy flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.17.2. I2C0 interrupt enable register

<b>I2C0_INT</b>	<b>I2C0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C0_SDAF	I2C0_SCLF	Reserved				Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved				Reserved		Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved				Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	I2C0_TMOUT_IE	I2C0_ERR_IE	I2C0_BUF_IE	I2C0_EVENT_IE	I2C0_IEA

Bit	Attr	Bit Name	Description	Reset
31	r	I2C0_SDAF	I2C SDA line status bit.	0x00
30	r	I2C0_SCLF	I2C SCL line status bit.	0x00
29..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	I2C0_TMOUT_IE	I2C timeout error interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	I2C0_ERR_IE	I2C no ack error, bus arbitration lost, bus error or data overrun interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	I2C0_BUF_IE	I2C buffer mode event Interrupt enable. When enables, it will generate the interrupt if the flag of I2C0_RXF, I2C0_TXF, I2C0_RSTRF, I2C0_STOPF or I2C0_SADRF is set. 0 = Disable 1 = Enable	0x00
1	rw	I2C0_EVENT_IE	I2C status event interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	I2C0_IEA	I2C interrupt all enable. When disables, the I2C0 global all	0x00

			interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	
--	--	--	--	--

### 1.17.3. I2C0 clock source register

<b>I2C0_CLK</b>	<b>I2C0 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			I2C0_TMO_CKS	Reserved	I2C0_CK_PSC[2:0]		
7	6	5	4	3	2	1	0
Reserved	I2C0_CK_DIV[2:0]			I2C0_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12	rw	I2C0_TMO_CKS	I2C timeout clock source select. 0 = CK_UT 1 = DIV64 (CK_I2C0_PSC divided by 64)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	I2C0_CK_PSC	I2C internal clock CK_I2C0_INT prescaler. The value range 1~7 is indicated divider 2~8.	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	I2C0_CK_DIV	I2C internal clock CK_I2C0_INT input divider. [CK_I2C0_INT frequency = (I2C0_CK_PSC+1) * 2 <sup>^(I2C0_CK_DIV)</sup> ] 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x00
3..2	rw	I2C0_CK_SEL	I2C internal clock CK_I2C0 source select. When selects 'TM00_TRGO', the I2C0_CK_PSC cannot be set to 0. 0x0 = PROC : CK_I2C0_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.17.4. I2C0 slave mode slave address code register

<b>I2C0_SAC</b>	<b>I2C0 slave mode slave address code register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C0_SA_CODE[6:0]							I2C0_SA_RW

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	r	I2C0_SA_CODE	I2C slave mode grabbed slave address code. When slave mode, I2C controller will grab the slave address code always.	0x00
0	r	I2C0_SA_RW	I2C slave mode grabbed read/write bit.	0x00

### 1.17.5. I2C0 control register 0

I2C0_CR0	I2C0 control register 0
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C0_DMA_TXEN	I2C0_DMA_RXEN	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C0_PDRV_SEL[1:0]	Reserved		I2C0_SCLS_DIS	I2C0_SFBD_EN	Reserved		Reserved
7	6	5	4	3	2	1	0
I2C0_GC_EN	I2C0_BUF_EN	I2C0_MDS[1:0]		Reserved	I2C0_SADR2_EN	I2C0_SADR_EN	I2C0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	I2C0_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	I2C0_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	rw	I2C0_PDRV_SEL	I2C pre-drive time select for both SCL and SDA by CK_I2C0 clock time. 0x0 = 0T (disable pre-drive) 0x1 = 1T 0x2 = 2T 0x3 = 3T	0x00
13	-	Reserved	Reserved	0x00
12	rw	I2C0_SCLS_DIS	I2C slave mode clock SCL stretching low control disable. This bit is only using for buffer mode. 0 = Enable 1 = Disable	0x00
11	rw	I2C0_SFBD_EN	I2C SDA first bit drive high enable when data transmitted. This bit is no effect and disabled when I2C0_PDRV_SEL=0. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	I2C0_GC_EN	I2C general call address 0x00 recognized enable bit. 0 = Disable 1 = Enable	0x00
6	rw	I2C0_BUF_EN	I2C data buffer enable bit. When enables, the I2C is operation in Buffer mode and a shadow buffer is using for data flow control. The I2C0_RXF and I2C0_TXF register flags will use to indicate the data register receiving not-empty and transmission empty. When disables, the I2C is operation in Byte mode by event code control. 0 = Disable	0x00

			1 = Enable	
5..4	rw	<b>I2C0_MDS</b>	I2C operation mode select. The monitor mode is only support for Buffer mode. 0x0 = I2C : Single/Multi-Master/ Slave mode 0x1 = Monitor : Monitor-Slave mode 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>I2C0_SADR2_EN</b>	I2C slave mode 2nd slave address detect enable. When enables , the I2C slave address I2C0_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
1	rw	<b>I2C0_SADR_EN</b>	I2C slave mode main slave address detect enable. When enables , the I2C slave address I2C0_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
0	rw	<b>I2C0_EN</b>	I2C function enable bit. When disables, the I2C0_SCL and I2C0_SDA pin state are switched to data port state. 0 = Disable 1 = Enable	0x00

### 1.17.6. I2C0 control register 1

<b>I2C0_CR1</b>	<b>I2C0 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000504

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>I2C0_HT[3:0]</b>			
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>I2C0_LT[4:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>I2C0_HT</b>	I2C SCL high cycle time by CK_I2C0_INT clock time. It write setting value for master mode. (SCL High time = START hold time = STOP setup time)	0x05
7..5	-	<b>Reserved</b>	Reserved	0x00
4..0	rw	<b>I2C0_LT</b>	I2C SCL low cycle time by CK_I2C0_INT clock time. It write setting value for master mode. (SCL Low time = START setup time = Bus free time between STOP and START)	0x04

### 1.17.7. I2C0 control register 2

<b>I2C0_CR2</b>	<b>I2C0 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>					<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>					<b>I2C0_ACNT[2:0]</b>		
15	14	13	12	11	10	9	8
<b>Reserved</b>					<b>I2C0_BUF_CNT[2:0]</b>		
7	6	5	4	3	2	1	0



Reserved	I2C0_AA_LCK	I2C0_STO_LCK	I2C0_STA_LCK	I2C0_CMD_TC	I2C0_AA	I2C0_STO	I2C0_STA
Bit	Attr	Bit Name	Description	Reset			
31..27	-	Reserved	Reserved	0x00			
26	-	Reserved	Reserved	0x00			
25	-	Reserved	Reserved	0x00			
24	-	Reserved	Reserved	0x00			
23..19	-	Reserved	Reserved	0x00			
18..16	r	I2C0_ACNT	I2C transmitted or received data actual byte count value. When transmitted or received data complete by last data transfer or error conditions, the actual transmitted or received data byte number is recorded in this register. The count value is not calculated and included the NACK error byte. For other conditions, this register value is no meaning. 0x0 = 0-byte 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00			
15..11	-	Reserved	Reserved	0x00			
10..8	rw	I2C0_BUF_CNT	I2C transmitted or received data byte count threshold. When transmitted or received data arrives at the threshold and the interrupt enable bit of I2C0_BUFF_IE is enabled, the interrupt is generated. When writes this register, hardware will auto clear the I2C0_CNTF. 0x0 = Reserved 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00			
7	-	Reserved	Reserved	0x00			
6	rw	I2C0_AA_LCK	I2C0_AA bit write access protected control. When selects locked, disables the register bit write access. I2C0_AA is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
5	rw	I2C0_STO_LCK	I2C0_STO bit write access protected control. When selects locked, disables the register bit write access.I2C0_STO is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
4	rw	I2C0_STA_LCK	I2C0_STA bit write access protected control. When selects locked, disables the register bit write access. I2C0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
3	rw	I2C0_CMD_TC	I2C command preload enable control bit. When enables, it will write hold until I2C0_TCF set for I2C0_STA, I2C0_STO, I2C0_AA register bits. When disables, write these command bits that will directly execute the setting command. This bit is no effect if I2C0_BUF_EN=0. 0 = Disable 1 = Enable	0x00			
2	rw	I2C0_AA	I2C assert Acknowledge enable bit. If the AA bit is set to '1', an ACK will be returned during the ACK clock pulse on the SCL line when: 1) The own slave address has been received. 2) A data byte has been received while I2C is in the master/receiver mode. 3) A data byte has been received while I2C is in the addressed slave/receiver mode.	0x00			

			<p>If the AA flag is reset to '0', a NACK will be returned during the ACK clock pulse on SCL when:</p> <p>1) A data has been received while I2C is in the master/receiver mode.</p> <p>2) A data byte has been received while I2C is in the addressed slave/receiver mode.</p>	
1	rw	<b>I2C0_STO</b>	<p>I2C STOP enable bit.</p> <p>When the STO bit is set while I2C is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the I2C hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the I2C hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if I2C is in a master mode (in a slave mode, I2C generates an internal STOP condition which is not transmitted), and then transmits a START condition.</p>	0x00
0	rw	<b>I2C0_STA</b>	<p>I2C START enable bit.</p> <p>When the STA bit is set to enter a master mode, the I2C hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then I2C waits for a STOP condition and generates a START condition after a delay. If STA is set while I2C is already in a master mode and one or more bytes are transmitted or received, I2C transmits a repeated START condition. STA may be set at any time. STA may also be set when I2C is an addressed slave. When the STA bit is reset, no START condition or repeated START condition will be generated.</p>	0x00

### 1.17.8. I2C0 slave address detect register

<b>I2C0_SADR</b>		<b>I2C0 slave address detect register</b>					
Offset Address :		<b>0x1C</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>I2C0_SADR2[6:0]</b>							Reserved
7	6	5	4	3	2	1	0
<b>I2C0_SADR[6:0]</b>							Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	rw	<b>I2C0_SADR2</b>	I2C slave mode 2nd slave address detection request address value.	0x00
8	-	Reserved	Reserved	0x00
7..1	rw	<b>I2C0_SADR</b>	I2C slave mode main slave address detection request address value.	0x00
0	-	Reserved	Reserved	0x00

### 1.17.9. I2C0 timeout control register

<b>I2C0_TMOUT</b>	<b>I2C0 timeout control register</b>		
Offset Address :	<b>0x20</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C0_TMO_CNT[7:0]							
7	6	5	4	3	2	1	0
Reserved				I2C0_TMO_MDS[1:0]		Reserved	I2C0_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	rw	I2C0_TMO_CNT	I2C timeout setting value.	0x00
7..4	-	Reserved	Reserved	0x00
3..2	rw	I2C0_TMO_MDS	I2C timeout detection mode select. When set value to 0x2, the timeout detection timer is able to use as a universal counter. 0x0 = SCL-low (SCL low timeout) 0x1 = SCL-SDA-high (both SCL and SDA high timeout for bus idle condition) 0x2 = General (general counter)	0x00
1	-	Reserved	Reserved	0x00
0	rw	I2C0_TMO_EN	I2C timeout detect enable. 0 = Disable 1 = Enable	0x00

### 1.17.10. I2C0 status register 2

<b>I2C0_STA2</b>	<b>I2C0 status register 2</b>
Offset Address :	0x28
Reset Value :	0x000000F8

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							I2C0_EVENTF2
7	6	5	4	3	2	1	0
I2C0_EVENT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	I2C0_EVENTF2	I2C status event interrupt Flag. This bit same as I2C_EVENTF (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..0	r	I2C0_EVENT	I2C0 status event code	0xF8

### 1.17.11. I2C0 data shift buffer register

<b>I2C0_SBUF</b>	<b>I2C0 data shift buffer register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0

**I2C0\_SBUF[7:0]**

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	I2C0_SBUF	I2C data shift buffer register. Notify that read this register will get I2C0_DAT content in I2C Byte mode.	0x00

**1.17.12. I2C0 data register****I2C0\_DAT****I2C0 data register**Offset Address : **0x30**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
<b>I2C0_DAT[31:24]</b>							
23	22	21	20	19	18	17	16
<b>I2C0_DAT[23:16]</b>							
15	14	13	12	11	10	9	8
<b>I2C0_DAT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>I2C0_DAT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	I2C0_DAT	I2C data byte register. When buffer mode is enabled, read this register will clear the I2C0_RXF and write this register will clear I2C0_TXF.	0x00000000

## 1.17.13. I2C0 Register Map

I2C0 Register Map

Register Number = 12

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
0x00	I2C0_STA	Reserved										I2C0_BERRF	I2C0_ALOSF	I2C0_NACKF	I2C0_TOVRF	I2C0_ROVRF	I2C0_TXRF	I2C0_STPSTRF	I2C0_TSCF	I2C0_RWF	I2C0_MSTF	I2C0_SLAF	I2C0_SADRF	I2C0_ERRCF	I2C0_CNTRF	I2C0_STOPF	I2C0_RSTRF	I2C0_RXF	I2C0_RXF	Reserved	I2C0_TMOUTF	I2C0_ERRF	I2C0_BUFIF	I2C0_EVENTIF	I2C0_BUSYF									
Reset	0x00000080	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0										
0x04	I2C0_INT	I2C0_SDAF	I2C0_SCLF	Reserved												Reserved	Reserved					Reserved	Reserved	Reserved					Reserved	I2C0_TMOUT_IE	I2C0_ERR_IE	I2C0_BUF_IE	I2C0_EVENT_IE	I2C0_IEA										
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x08	I2C0_CLK	Reserved										Reserved										I2C0_TMO_CKS	Reserved	I2C0_CK_PSC [2:0]					Reserved	I2C0_CK_DIV [2:0]					I2C0_CK_SEL [1:0]	Reserved	Reserved	Reserved						
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x0C	I2C0_SAC	Reserved										Reserved										Reserved					I2C0_SA_CODE [6:0]					Reserved												
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x10	I2C0_CR0	I2C0_DMA_TXEN	I2C0_DMA_RXEN	Reserved												Reserved					I2C0_PDRV_SEL [1:0]	Reserved	Reserved	I2C0_SCL_S_DIS	I2C0_SFBF_EN	Reserved	Reserved	I2C0_GC_EN	I2C0_BUF_EN	I2C0_MDST[1:0]	Reserved	I2C0_SADR2_EN	I2C0_SADR_EN	I2C0_EN	I2C0_SA_RW									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x14	I2C0_CR1	Reserved										Reserved										Reserved					I2C0_HTT[3:0]					Reserved					I2C0_LT[4:0]							
Reset	0x00000504	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1	0	0										
0x18	I2C0_CR2	Reserved										Reserved					I2C0_ACNT[2:0]					Reserved					I2C0_BUF_CNT [2:0]					Reserved	I2C0_AA_LCK	I2C0_STO_LCK	I2C0_STA_LCK	I2C0_CMD_TC	I2C0_AA	I2C0_STO	I2C0_STA					
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
0x1C	I2C0_SADR	Reserved										Reserved										I2C0_SADR2[6:0]												Reserved	I2C0_SADR[6:0]					Reserved				
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										

MG32F02A Register Definitions (2022\_1109) Page-238

## 1.18. I2C1 Control Registers

<b>I2C1 Control</b>	<b>(I2C1) I2C Control Module-1</b>
Base Address :	<b>0x51010000</b>

### 1.18.1. I2C1 status register

I2C1_STA	I2C1 status register		
Offset Address :	0x00	Reset Value :	0x00000080

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
I2C1_BERRF	I2C1_ALOSF	I2C1_NACKF	I2C1_TOVRF	I2C1_ROVRF	I2C1_TXRF	I2C1_STPSTRF	I2C1_TSCF
15	14	13	12	11	10	9	8
I2C1_RWF	I2C1_MSTF	I2C1_SLAF	I2C1_SADRF	I2C1_ERRCF	I2C1_CNTF	I2C1_STOPF	I2C1_RSTRF
7	6	5	4	3	2	1	0
I2C1_TXF	I2C1_RXF	Reserved	I2C1_TMOUTF	I2C1_ERRF	I2C1_BUFF	I2C1_EVENTF	I2C1_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	I2C1_BERRF	I2C bus error flag for invalid Stop/Start state. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	I2C1_ALOSF	I2C bus arbitration lost error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	I2C1_NACKF	I2C Not Acknowledge received error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	I2C1_TOVRF	I2C data buffer transmit underrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is underrun, this bit is set and interrupt is generated if I2C1_ERR_IE is enabled. Also, the I2C1_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	I2C1_ROVRF	I2C data buffer receive overrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is overrun, this bit is set and interrupt is generated if I2C1_ERR_IE is enabled. Also, the I2C1_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	I2C1_TXRF	I2C transmit data register remained status. (set and clear by hardware) When occurs bus NACK error and I2C1_NACKF is asserted, this bit is used to check the data register content whether has remain data. The I2C master will STOP and firmware can calculate the corrected total transfer count by I2C1_ACNT. It is cleared in slave address matched state and updated after last byte NACK state. 0 = No data 1 = Remained data	0x00
17	rw	I2C1_STPSTRF	I2C Stop or Start detection flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
16	rw	I2C1_TSCF	I2C shadow buffer transfer complete flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	I2C1_RWF	I2C read or write transfer direction status. It always update at slave address r/w state. 0 = Write 1 = Read	0x00
14	r	I2C1_MSTF	I2C master mode detection status. It set by Start command and clear by Stop state.	0x00
13	r	I2C1_SLAF	I2C slave mode detection status. It set by Slave address matched condition and clear by Start/Stop conditions.	0x00
12	rw	I2C1_SADRF	I2C slave mode slave address matched flag. This flag is also asserted for master mode if transmit mode slave address unmatched or received mode slave address asserted. When wakeup from STOP mode by detection matched slave address, user needs to clear this bit to disable the clock stretching and releases clock signal for external master. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	I2C1_ERRCF	I2C master mode NACK error flag and state control bit. (set by hardware and clear by software writing 1 or hardware auto clear during START/STOP state) This bit is asserted if occurs NACK during slave-address cycle or data cycle of receive access. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	I2C1_CNTF	I2C buffer count I2C1_BUF_CNT empty status. (set by hardware and clear by software writing 1 or I2C1_BUF_CNT written) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	I2C1_STOPF	I2C stop detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	I2C1_RSTRF	I2C repeat start asserted flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	I2C1_TXF	I2C Transmit data register empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C1_DAT is written or this flag set to 1 by software. The flag is set after I2C reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
6	rw	I2C1_RXF	I2C Receive data register not empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C1_DAT is read or this flag set to 1 by software. But it does not be cleared when I2C1_DAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	-	Reserved	Reserved	0x00
4	rw	I2C1_TMOUTF	I2C time-out detect flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	I2C1_ERRF	I2C error interrupt flag for invalid no ack, bus arbitration lost bus error or data overrun error. (set by hardware , clear by software	0x00



			setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
2	rw	I2C1_BUFF	I2C buffer mode event flag. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	I2C1_EVENTF	I2C status event interrupt Flag. For Byte mode, this bit must be cleared and hardware can process to next state (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	r	I2C1_BUSYF	I2C busy flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.18.2. I2C1 interrupt enable register

<b>I2C1_INT</b>	<b>I2C1 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C1_SDAF	I2C1_SCLF	Reserved				Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved				Reserved		Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved				Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	I2C1_TMOUT_IE	I2C1_ERR_IE	I2C1_BUF_IE	I2C1_EVENT_IE	I2C1_IEA

Bit	Attr	Bit Name	Description	Reset
31	r	I2C1_SDAF	I2C SDA line status bit.	0x00
30	r	I2C1_SCLF	I2C SCL line status bit.	0x00
29..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	I2C1_TMOUT_IE	I2C timeout error interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	I2C1_ERR_IE	I2C no ack error, bus arbitration lost, bus error or data overrun interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	I2C1_BUF_IE	I2C buffer mode event Interrupt enable. When enables, it will generate the interrupt if the flag of I2C1_RXF, I2C1_TXF, I2C1_RSTRF, I2C1_STOPF or I2C1_SADRF is set. 0 = Disable 1 = Enable	0x00
1	rw	I2C1_EVENT_IE	I2C status event interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	I2C1_IEA	I2C interrupt all enable. When disables, the I2C1 global all	0x00

		interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	
--	--	--	--

### 1.18.3. I2C1 clock source register

<b>I2C1_CLK</b>	<b>I2C1 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			I2C1_TMO_CKS	Reserved	I2C1_CK_PSC[2:0]		
7	6	5	4	3	2	1	0
Reserved	I2C1_CK_DIV[2:0]			I2C1_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12	rw	I2C1_TMO_CKS	I2C timeout clock source select. 0 = CK_UT 1 = DIV64 (CK_I2C1_PSC divided by 64)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	I2C1_CK_PSC	I2C internal clock CK_I2C1_INT prescaler. The value range 1~7 is indicated divider 2~8.	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	I2C1_CK_DIV	I2C internal clock CK_I2C1_INT input divider. [CK_I2C1_INT frequency = (I2C1_CK_PSC+1) * 2 ^ (I2C1_CK_DIV) ] 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x00
3..2	rw	I2C1_CK_SEL	I2C internal clock CK_I2C1 source select. When selects 'TM00_TRGO', the I2C1_CK_PSC cannot be set to 0. 0x0 = PROC : CK_I2C1_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.18.4. I2C1 slave mode slave address code register

<b>I2C1_SAC</b>	<b>I2C1 slave mode slave address code register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C1_SA_CODE[6:0]							I2C1_SA_RW

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	r	I2C1_SA_CODE	I2C slave mode grabbed slave address code. When slave mode, I2C controller will grab the slave address code always.	0x00
0	r	I2C1_SA_RW	I2C slave mode grabbed read/write bit.	0x00

### 1.18.5. I2C1 control register 0

I2C1_CR0	I2C1 control register 0
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C1_DMA_TXEN	I2C1_DMA_RXEN	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C1_PDRV_SEL[1:0]	Reserved		I2C1_SCLS_DIS	I2C1_SFBD_EN	Reserved		Reserved
7	6	5	4	3	2	1	0
I2C1_GC_EN	I2C1_BUF_EN	I2C1_MDS[1:0]		Reserved	I2C1_SADR2_EN	I2C1_SADR_EN	I2C1_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	I2C1_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	I2C1_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	rw	I2C1_PDRV_SEL	I2C pre-drive time select for both SCL and SDA by CK_I2C1 clock time. 0x0 = 0T (disable pre-drive) 0x1 = 1T 0x2 = 2T 0x3 = 3T	0x00
13	-	Reserved	Reserved	0x00
12	rw	I2C1_SCLS_DIS	I2C slave mode clock SCL stretching low control disable. This bit is only using for buffer mode. 0 = Enable 1 = Disable	0x00
11	rw	I2C1_SFBD_EN	I2C SDA first bit drive high enable when data transmitted. This bit is no effect and disabled when I2C0_PDRV_SEL=0. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	I2C1_GC_EN	I2C general call address 0x00 recognized enable bit. 0 = Disable 1 = Enable	0x00
6	rw	I2C1_BUF_EN	I2C data buffer enable bit. When enables, the I2C is operation in Buffer mode and a shadow buffer is using for data flow control. The I2C1_RXF and I2C1_TXF register flags will use to indicate the data register receiving not-empty and transmission empty. When disables, the I2C is operation in Byte mode by event code control. 0 = Disable	0x00

			1 = Enable	
5..4	rw	<b>I2C1_MDS</b>	I2C operation mode select. The monitor mode is only support for Buffer mode. 0x0 = I2C : Single/Multi-Master/ Slave mode 0x1 = Monitor : Monitor-Slave mode 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>I2C1_SADR2_EN</b>	I2C slave mode 2nd slave address detect enable. When enables , the I2C slave address I2C_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
1	rw	<b>I2C1_SADR_EN</b>	I2C slave mode main slave address detect enable. When enables , the I2C slave address I2C_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
0	rw	<b>I2C1_EN</b>	I2C function enable bit. When disables, the I2C1_SCL and I2C1_SDA pin state are switched to data port state. 0 = Disable 1 = Enable	0x00

#### 1.18.6. I2C1 control register 1

<b>I2C1_CR1</b>	<b>I2C1 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000504

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>I2C1_HT[3:0]</b>			
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>I2C1_LT[4:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>I2C1_HT</b>	I2C SCL high cycle time by CK_I2C1_INT clock time. It write setting value for master mode. (SCL High time = START hold time = STOP setup time)	0x05
7..5	-	<b>Reserved</b>	Reserved	0x00
4..0	rw	<b>I2C1_LT</b>	I2C SCL low cycle time by CK_I2C1_INT clock time. It write setting value for master mode. (SCL Low time = START setup time = Bus free time between STOP and START)	0x04

#### 1.18.7. I2C1 control register 2

<b>I2C1_CR2</b>	<b>I2C1 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>					<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>					<b>I2C1_ACNT[2:0]</b>		
15	14	13	12	11	10	9	8
<b>Reserved</b>					<b>I2C1_BUF_CNT[2:0]</b>		
7	6	5	4	3	2	1	0

Reserved	I2C1_AA_LCK	I2C1_STO_LCK	I2C1_STA_LCK	I2C1_CMD_TC	I2C1_AA	I2C1_STO	I2C1_STA
Bit	Attr	Bit Name	Description	Reset			
31..27	-	Reserved	Reserved	0x00			
26	-	Reserved	Reserved	0x00			
25	-	Reserved	Reserved	0x00			
24	-	Reserved	Reserved	0x00			
23..19	-	Reserved	Reserved	0x00			
18..16	r	I2C1_ACNT	I2C transmitted or received data actual byte count value. When transmitted or received data complete by last data transfer or error conditions, the actual transmitted or received data byte number is recorded in this register. The count value is not calculated and included the NACK error byte. For other conditions, this register value is no meaning. 0x0 = 0-byte 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00			
15..11	-	Reserved	Reserved	0x00			
10..8	rw	I2C1_BUF_CNT	I2C transmitted or received data byte count threshold. When transmitted or received data arrives at the threshold and the interrupt enable bit of I2C1_BUFF_IE is enabled, the interrupt is generated. When writes this register, hardware will auto clear the I2C1_CNTRF. 0x0 = Reserved 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00			
7	-	Reserved	Reserved	0x00			
6	rw	I2C1_AA_LCK	I2C1_AA bit write access protected control. When selects locked, disables the register bit write access. I2C1_AA is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
5	rw	I2C1_STO_LCK	I2C1_STO bit write access protected control. When selects locked, disables the register bit write access. I2C0_STO is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
4	rw	I2C1_STA_LCK	I2C1_STA bit write access protected control. When selects locked, disables the register bit write access. I2C1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00			
3	rw	I2C1_CMD_TC	I2C command preload enable control bit. When enables, it will write hold until I2C1_TCF set for I2C1_STA, I2C1_STO, I2C1_AA register bits. When disables, write these command bits that will directly execute the setting command. This bit is no effect if I2C0_BUF_EN=0. 0 = Disable 1 = Enable	0x00			
2	rw	I2C1_AA	I2C assert Acknowledge enable bit. If the AA flag is set to '1', an ACK will be returned during the ACK clock pulse on the SCL line when: 1) The own slave address has been received. 2) A data byte has been received while I2C is in the master/receiver mode. 3) A data byte has been received while I2C is in the addressed slave/receiver mode.	0x00			

			<p>If the AA flag is reset to '0', a NACK will be returned during the ACK clock pulse on SCL when:</p> <p>1) A data has been received while I2C is in the master/receiver mode.</p> <p>2) A data byte has been received while I2C is in the addressed slave/receiver mode.</p>	
1	rw	<b>I2C1_STO</b>	<p>I2C STOP enable bit.</p> <p>When the STO bit is set while I2C is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the I2C hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the I2C hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if I2C is in a master mode (in a slave mode, I2C generates an internal STOP condition which is not transmitted), and then transmits a START condition.</p>	0x00
0	rw	<b>I2C1_STA</b>	<p>I2C START enable bit.</p> <p>When the STA bit is set to enter a master mode, the I2C hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then I2C waits for a STOP condition and generates a START condition after a delay. If STA is set while I2C is already in a master mode and one or more bytes are transmitted or received, I2C transmits a repeated START condition. STA may be set at any time. STA may also be set when I2C is an addressed slave. When the STA bit is reset, no START condition or repeated START condition will be generated.</p>	0x00

### 1.18.8. I2C1 slave address detect register

<b>I2C1_SADR</b>		<b>I2C1 slave address detect register</b>					
Offset Address :		<b>0x1C</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>I2C1_SADR2[6:0]</b>							Reserved
7	6	5	4	3	2	1	0
<b>I2C1_SADR[6:0]</b>							Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	rw	<b>I2C1_SADR2</b>	I2C slave mode 2nd slave address detection request address value.	0x00
8	-	Reserved	Reserved	0x00
7..1	rw	<b>I2C1_SADR</b>	I2C slave mode main slave address detection request address value.	0x00
0	-	Reserved	Reserved	0x00

### 1.18.9. I2C1 timeout control register

<b>I2C1_TMOUT</b>	<b>I2C1 timeout control register</b>		
Offset Address :	<b>0x20</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C1_TMO_CNT[7:0]							
7	6	5	4	3	2	1	0
Reserved				I2C1_TMO_MDS[1:0]		Reserved	I2C1_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	rw	I2C1_TMO_CNT	I2C timeout setting value.	0x00
7..4	-	Reserved	Reserved	0x00
3..2	rw	I2C1_TMO_MDS	I2C timeout detection mode select. When set value to 0x2, the timeout detection timer is able to use as a universal counter. 0x0 = SCL-low (SCL low timeout) 0x1 = SCL-SDA-high (both SCL and SDA high timeout for bus idle condition) 0x2 = General (general counter)	0x00
1	-	Reserved	Reserved	0x00
0	rw	I2C1_TMO_EN	I2C timeout detect enable. 0 = Disable 1 = Enable	0x00

#### 1.18.10. I2C1 status register 2

<b>I2C1_STA2</b>	<b>I2C1 status register 2</b>
Offset Address :	0x28
Reset Value :	0x000000F8

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							I2C1_EVENTF2
7	6	5	4	3	2	1	0
I2C1_EVENT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	I2C1_EVENTF2	I2C status event interrupt Flag. This bit same as I2C1_EVENTF (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..0	r	I2C1_EVENT	I2C0 status event code	0xF8

#### 1.18.11. I2C1 data shift buffer register

<b>I2C1_SBUF</b>	<b>I2C1 data shift buffer register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0

## I2C1\_SBUF[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	I2C1_SBUF	I2C data shift buffer register. Notify that read this register will get I2C1_DAT content in I2C Byte mode.	0x00

## 1.18.12. I2C1 data register

## I2C1\_DAT

## I2C1 data register

Offset Address : 0x30

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
I2C1_DAT[31:24]							
23	22	21	20	19	18	17	16
I2C1_DAT[23:16]							
15	14	13	12	11	10	9	8
I2C1_DAT[15:8]							
7	6	5	4	3	2	1	0
I2C1_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	I2C1_DAT	I2C data byte register. When buffer mode is enabled, read this register will clear the I2C1_RXF and write this register will clear I2C1_TXF.	0x00000000



## 1.18.13. I2C1 Register Map

I2C1 Register Map

Register Number = 12

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x00	I2C1_STA	Reserved										I2C1_BERRF	I2C1_ALOSF	I2C1_NACKF	I2C1_TOVRF	I2C1_ROVRF	I2C1_TXRF	I2C1_STPSTRF	I2C1_TSCF	I2C1_RWF	I2C1_MSTF	I2C1_SLAF	I2C1_SADRF	I2C1_ERRCF	I2C1_CNTRF	I2C1_STOPF	I2C1_RSTRF	I2C1_RXF	Reserved	I2C1_TMOUTF	I2C1_ERRF	I2C1_BUFIF	I2C1_EVENTIF	I2C1_BSYF	
Reset	0x00000080	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0		
0x04	I2C1_INT	I2C1_SDARF	I2C1_SCLF	Reserved												Reserved	Reserved	Reserved	Reserved	Reserved			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	I2C1_TMOUT_IE	I2C1_ERR_IE	I2C1_BUF_IE	I2C1_EVENT_IE	I2C1_IEA		
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x08	I2C1_CLK	Reserved										Reserved			Reserved			Reserved	Reserved	Reserved	Reserved	I2C1_TMO_CKS	Reserved	I2C1_CK_PSC [2:0]	I2C1_CK_DIV [2:0]	Reserved	Reserved	I2C1_CK_CODE [6:0]	I2C1_SA_SEL [1:0]	I2C1_CK_SEL [1:0]	Reserved				
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x0C	I2C1_SAC	Reserved										Reserved			Reserved			Reserved	Reserved	Reserved	Reserved	I2C1_SCLS_DIS	I2C1_SFBD_EN	Reserved	Reserved	Reserved	Reserved	I2C1_SA_CODE [6:0]	I2C1_SA_CODE [6:0]	I2C1_SA_CODE [6:0]	I2C1_SA_CODE [6:0]	I2C1_SA_CODE [6:0]			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x10	I2C1_CR0	I2C1_DMA_TXEN	I2C1_DMA_RXEN	Reserved												Reserved	Reserved	I2C1_PDRV_SEL [1:0]	Reserved	Reserved	Reserved	I2C1_SCLS_DIS	I2C1_SFBD_EN	Reserved	Reserved	Reserved	I2C1_GC_EN	I2C1_BUF_EN	I2C1_MDST [1:0]	Reserved	I2C1_SADR2_EN	I2C1_SADR_EN	I2C1_EN		
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x14	I2C1_CR1	Reserved										Reserved			Reserved			Reserved	Reserved	Reserved	Reserved	I2C1_HT [3:0]	Reserved			Reserved	Reserved	I2C1_LIT [4:0]	Reserved		Reserved				
Reset	0x00000504	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0		
0x18	I2C1_CR2	Reserved										Reserved	Reserved	Reserved	Reserved	I2C1_ACNT [2:0]	Reserved			Reserved	Reserved	Reserved	I2C1_SADR2 [6:0]	Reserved			I2C1_BUF_CNT [2:0]	Reserved	I2C1_AA_LCK	I2C1_STO_LCK	I2C1_STA_LCK	I2C1_CMD_TC	I2C1_AA	I2C1_STO	I2C1_STA
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0x1C	I2C1_SADR	Reserved										Reserved			Reserved			Reserved	Reserved	Reserved	Reserved	I2C1_SADR2 [6:0]	Reserved			Reserved	Reserved	I2C1_AA_LCK	I2C1_STO_LCK	I2C1_STA_LCK	I2C1_CMD_TC	I2C1_AA	I2C1_STO	I2C1_STA	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

0x20	I2C1_TMOUT	Reserved	I2C1_TMO_CNT [7:0]	Reserved																Reserved																I2C1_TMO_MDS [1:0]				Reserved				I2C1_TMO_EN Reserved				I2C1_TMO_EN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0 0 0 0				0 0 0 0				0 0 0 0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.19. URT0 Control Registers

<b>URT0 Control</b>	<b>(URT0) UART Control Module-0</b>
Base Address :	<b>0x52000000</b>

## 1.19.1. URT0 status register 1

URT0_STA		URT0 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_CALTMOF	URT0_BKTMOF	URT0_IDTMOF	URT0_RXTMOF	Reserved		URT0_TXEF
23	22	21	20	19	18	17	16
URT0_ROVRF	URT0_NCEF	URT0_FEF	URT0_PEF	Reserved	URT0_CTSF	URT0_IDLF	URT0_BKF
15	14	13	12	11	10	9	8
Reserved	Reserved	URT0_CALCF	URT0_TMOF	URT0_BRTF	URT0_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_TXF	URT0_RXF	URT0_RXDF	URT0_LSF	URT0_ERRF	URT0_TCF	URT0_UGF	URT0_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT0_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT0_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT0_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT0_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26..25	-	Reserved	Reserved	0x00
24	rw	URT0_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT0_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT0_NCEF	UART receive noised character error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	URT0_FEF	UART frame error flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
20	rw	<b>URT0_PEF</b>	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	rw	<b>URT0_CTSF</b>	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	<b>URT0_IDLF</b>	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	<b>URT0_BKF</b>	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13	rw	<b>URT0_CALCF</b>	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	<b>URT0_TMOF</b>	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	<b>URT0_BRTF</b>	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	<b>URT0_SADRF</b>	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>URT0_TXF</b>	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	<b>URT0_RXF</b>	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	<b>URT0_RXDF</b>	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	<b>URT0_LSF</b>	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>URT0_ERRF</b>	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>URT0_TCF</b>	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>URT0_UGF</b>	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	<b>URT0_RHF</b>	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.19.2. URT0 interrupt enable register

<b>URT0_INT</b>	<b>URT0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_CALTMO_IE	URT0_BKTMO_IE	URT0_IDTMO_IE	URT0_RXTMO_IE	Reserved	Reserved	URT0_TXE_IE
23	22	21	20	19	18	17	16
URT0_ROVR_IE	URT0_NCE_IE	URT0_FE_IE	URT0_PE_IE	Reserved	URT0_CTS_IE	URT0_IDL_IE	URT0_BK_IE
15	14	13	12	11	10	9	8
Reserved	Reserved	URT0_CALC_IE	URT0_TMO_IE	URT0_BRT_IE	URT0_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_TX_IE	URT0_RX_IE	Reserved	URT0_LS_IE	URT0_ERR_IE	URT0_TC_IE	URT0_UG_IE	URT0 IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>URT0_CALTMO_IE</b>	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	<b>URT0_BKTMO_IE</b>	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	<b>URT0_IDTMO_IE</b>	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	<b>URT0_RXTMO_IE</b>	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26..25	-	Reserved	Reserved	0x00

24	rw	<a href="#">URTO_TXE_IE</a>	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	<a href="#">URTO_ROVR_IE</a>	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	<a href="#">URTO_NCE_IE</a>	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	<a href="#">URTO_FE_IE</a>	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	<a href="#">URTO_PE_IE</a>	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	<a href="#">Reserved</a>	Reserved	0x00
18	rw	<a href="#">URTO_CTS_IE</a>	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<a href="#">URTO_IDL_IE</a>	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	<a href="#">URTO_BK_IE</a>	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15	-	<a href="#">Reserved</a>	Reserved	0x00
14	-	<a href="#">Reserved</a>	Reserved	0x00
13	rw	<a href="#">URTO_CALC_IE</a>	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	<a href="#">URTO_TMO_IE</a>	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
11	rw	<a href="#">URTO_BRT_IE</a>	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	<a href="#">URTO_SADR_IE</a>	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	<a href="#">Reserved</a>	Reserved	0x00
8	-	<a href="#">Reserved</a>	Reserved	0x00
7	rw	<a href="#">URTO_TX_IE</a>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<a href="#">URTO_RX_IE</a>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	<a href="#">Reserved</a>	Reserved	0x00
4	rw	<a href="#">URTO_LS_IE</a>	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	<a href="#">URTO_ERR_IE</a>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<a href="#">URTO_TC_IE</a>	UART transmission complete interrupt enable. (set by	0x00

			hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	
1	rw	<b>URT0_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT0_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.19.3. URT0 clock source register

<b>URT0_CLK</b>	<b>URT0 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT0_CKO_LCK	URT0_CKO_STA	URT0_BRO_LCK	URT0_BRO_STA	URT0_BR_MDS	URT0_BR_EN	
23	22	21	20	19	18	17	16
Reserved	URT0_TX_CKS[1:0]	Reserved	Reserved	Reserved	URT0_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	URT0_CLK_CKS	URT0_CLK_EN	URT0_CK_SEL[2:0]	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	<b>URT0_CKO_LCK</b>	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
28	rw	<b>URT0_CKO_STA</b>	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	<b>URT0_BRO_LCK</b>	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	<b>URT0_BRO_STA</b>	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>URT0_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT0_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00

23..22	-	Reserved	Reserved	0x00
21..20	rw	URT0_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT0_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	URT0_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URT <sub>x</sub> _OUT from clock output divider 1 = SC : CK_URT <sub>x</sub> _SC from clock input prescaler	0x00
4	rw	URT0_CLK_EN	URT <sub>x</sub> _CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT0_CK_SEL	UART internal clock CK_UART source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = Reserved (PROC) 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = Reserved (PROC)	0x00
0	-	Reserved	Reserved	0x00

#### 1.19.4. URT0 status register 2

<b>URT0_STA2</b>	<b>URT0 status register 2</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_TX_LVL[2:0]			Reserved	URT0_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT0_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_IR_BUSYF	URT0_BKBF	URT0_NCF	Reserved	Reserved	URT0_ADR	URT0_PAR	URT0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT0_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT0_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00



13	-	Reserved	Reserved	0x00
12	r	URT0_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT0_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT0_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT0_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT0_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT0_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT0_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.19.5. URT0 control register 0

<b>URT0_CR0</b>	<b>URT0 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_DMA_TXEN	URT0_DMA_RXEN	URT0_DDTX_EN	Reserved				Reserved
23	22	21	20	19	18	17	16
URT0_LBM_EN	URT0_NCHAR_DIS	URT0_NCHAR_HE	URT0_IDL_MDS	Reserved		URT0_RX_TH[1:0]	
15	14	13	12	11	10	9	8
URT0_DE_GT[1:0]		URT0_DE_INV	URT0_DE_EN	URT0_TX_INV	URT0_RX_INV	Reserved	URT0_IO_SWP
7	6	5	4	3	2	1	0
URT0_GSA_EN	URT0_MDS[2:0]			URT0_DAT_LINE	URT0_HDX_EN	URT0_OS_MDS	URT0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT0_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT0_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT0_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00

28..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT0_LBM_EN	UART Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT0_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT0_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT0_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty. 0 = No (No operation) 1 = Load (Force to load shadow buffer)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT0_RX_TH	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URTx_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	URT0_DE_GT	URTx_DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	URT0_DE_INV	URTx_DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	URT0_DE_EN	URTx_DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	URT0_TX_INV	URTx_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	URT0_RX_INV	URTx_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	URT0_IO_SWP	URTx_RX/URTx_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	URT0_GSA_EN	UART multi-processor global slave address enable.	0x00

6..4	rw	<b>URT0_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URTx_MUTE_AEN0 and URTx_MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT0_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URTx_RX , URTx_TX 1 = 1 : 1-line Bidirectional ~URTx_TX only.	0x00
2	rw	<b>URT0_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URTx_RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT0_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT0_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.19.6. URT0 control register 1

<b>URT0_CR1</b>	<b>URT0 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400F40

31	30	29	28	27	26	25	24
Reserved			URT0_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT0_TXSTP_LEN[1:0]		URT0_TXMSB_EN	URT0_TXPAR_STK	URT0_TXPAR_POL	URT0_TXPAR_EN	URT0_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT0_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT0_RXSTP_LEN[1:0]		URT0_RXMSB_EN	URT0_RXPAR_STK	URT0_RXPAR_POL	URT0_RXPAR_EN	URT0_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	<b>URT0_TXOS_NUM</b>	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	<b>URT0_TXSTP_LEN</b>	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit (Reserved) 0x1 = 1bit 0x2 = 1.5bit (Reserved) 0x3 = 2bit	0x01
21	rw	<b>URT0_TXMSB_EN</b>	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	<b>URT0_TXPAR_STK</b>	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	<b>URT0_TXPAR_POL</b>	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods.	0x00

			0x0 = Even 0x1 = Odd	
18	rw	<b>URT0_TXPAR_EN</b>	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	<b>URT0_TXDSIZE</b>	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	<b>Reserved</b>	Reserved	0x00
12..8	rw	<b>URT0_RXOS_NUM</b>	UART RX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	<b>URT0_RXSTP_LEN</b>	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
5	rw	<b>URT0_RXMSB_EN</b>	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	<b>URT0_RXPAR_STK</b>	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT0_RXPAR_POL</b>	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	<b>URT0_RXPAR_EN</b>	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	<b>URT0_RXDSIZE</b>	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.19.7. URT0 control register 2

<b>URT0_CR2</b>	<b>URT0 control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>URT0_NSS_SWEN</b>	<b>URT0_NSS_INV</b>	<b>Reserved</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>URT0_NSS_SWO</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0

Reserved		URT0_TX_HALT	URT0_TX_EN	URT0_RX_EN	URT0_ADR_TX	URT0_BK_TX
Bit	Attr	Bit Name	Description			Reset
31..30	-	Reserved	Reserved			0x00
29..28	-	Reserved	Reserved			0x00
27	-	Reserved	Reserved			0x00
26	rw	URT0_NSS_SWEN	UART NSS signal output set by software control function enable bit. 0 = Disable 1 = Enable			0x00
25	rw	URT0_NSS_INV	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable			0x00
24	-	Reserved	Reserved			0x00
23..18	-	Reserved	Reserved			0x00
17	-	Reserved	Reserved			0x00
16	rw	URT0_NSS_SWO	UART NSS signal software output control bit when URTx_NSS_SWEN is enable.			0x00
15..8	-	Reserved	Reserved			0x00
7..5	-	Reserved	Reserved			0x00
4	rw	URT0_TX_HALT	UART transmitter halt enable. 0 = Disable 1 = Enable			0x00
3	rw	URT0_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable			0x00
2	rw	URT0_RX_EN	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable			0x00
1	rw	URT0_ADR_TX	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address			0x00
0	rw	URT0_BK_TX	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break			0x00

### 1.19.8. URT0 control register 3

URT0_CR3		URT0 control register 3					
Offset Address :		0x1C	Reset Value :		0x00000A00		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT0_TXGT_LEN[7:0]							
15	14	13	12	11	10	9	8
URT0_DET_IDL[7:0]							
7	6	5	4	3	2	1	0
Reserved			URT0_DET_BK	Reserved	URT0_CPHA	URT0_CPOL	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT0_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART,SYNC,ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT0_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT0_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT0_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT0_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.19.9. URT0 control register 4

<b>URT0_CR4</b>	<b>URT0 control register 4</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT0_TNUM[2:0]			Reserved	URT0_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT0_TDAT_CLR	URT0_RDAT_CLR	URT0_TDAT_INV	URT0_RDAT_INV	Reserved	Reserved	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT0_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT0_RNUM	UART received data byte number when data shadow buffer last	0x00

			transfer to URTx_RDAT register. Firmware can write an initial value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	
7	w	<b>URT0_TDAT_CLR</b>	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	<b>URT0_RDAT_CLR</b>	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	<b>URT0_TDAT_INV</b>	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT0_RDAT_INV</b>	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.19.10. URT0 baud-rate clock counter reload register

<b>URT0_RLR</b>	<b>URT0 baud-rate clock counter reload register</b>
Offset Address :	<b>0x24</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT0_PSR[3:0]</b>			
7	6	5	4	3	2	1	0
<b>URT0_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>URT0_PSR</b>	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	<b>URT0_RLR</b>	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

## 1.19.11. URT0 baud-rate clock counter register

URT0_CNT	URT0 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT0_PSC[3:0]			
7	6	5	4	3	2	1	0
URT0_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	r	URT0_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT0_CNT	UART baud-rate clock counter value register.	0x00

## 1.19.12. URT0 RX data capture register

URT0_RCAP	URT0 RX data capture register						
Offset Address :	0x2C	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT0_RCAP_ADR	URT0_RCAP_PAR	URT0_RCAP_STP
7	6	5	4	3	2	1	0
URT0_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT0_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT0_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT0_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT0_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode.	0x00

## 1.19.13. URT0 RX data register

URT0_RDAT	URT0 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
URT0_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT0_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT0_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT0_RDAT[7:0]							



Bit	Attr	Bit Name	Description	Reset
31..0	r	URT0_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

#### 1.19.14. URT0 TX data register

URT0_TDAT		URT0 TX data register	
Offset Address :	0x34	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT0_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT0_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT0_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT0_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

#### 1.19.15. URT0 TX data 3-byte register

URT0_TDAT3	URT0 TX data 3-byte register		
Offset Address :	0x38	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT0_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT0_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT0_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT0_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

#### 1.19.16. URT0 data shift buffer register

URT0_SBUF		URT0 data shift buffer register	
Offset Address :	0x3C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT0_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT0_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT0_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT0_RSBUF	UART RX data shift buffer register.	0x00

### 1.19.17. URT0 timeout control register

URT0_TMOUT	URT0 timeout control register
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_CALTMO_TH[3:0]				URT0_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT0_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT0_TMO_LCK	URT0_TMO_STA	Reserved			URT0_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT0_CALTMO_EN	URT0_BKTMO_EN	URT0_RXTMO_EN	URT0_IDTMO_EN	URT0_TMO_MDS[1:0]		URT0_TMO_RST	URT0_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT0_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*0X10 and value 0 indicates counter overflow value 0xFF. When calibration has finished, the TMO counter value will be copied to update the URTx_RLR for new baud-rate setting of BRO timer. If calibration timeout is happened, the URTx_RLR does not change and keep the old baud-rate setting for BRO timer.	0x00
27..24	rw	URT0_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT0_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT0_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT0_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT0_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock) 0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	0x00
7	rw	URT0_CALTMO_EN	UART Calibration timeout detection enable bit. When enables	0x00

			and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	
6	rw	URT0_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT0_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT0_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT0_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART : UART timeout timer 0x1 = General : general using timer	0x00
1	rw	URT0_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT0_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.19.18. URT0 timeout control register 2

<b>URT0_TMOUT2</b>	<b>URT0 timeout control register 2</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT0_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT0_IDTMO_TH[15:8]							
7	6	5	4	3	2	1	0
URT0_IDTMO_TH[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	URT0_TMO_CNT	UART timeout counter value.	0x0000
15..0	rw	URT0_IDTMO_TH	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto	0x0000

			reload register.	
--	--	--	------------------	--

### 1.19.19. URT0 SmartCard control register

URT0_SC		URT0 SmartCard control register	
Offset Address :	0x48	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT0_RXE_NUM[2:0]			Reserved	URT0_TXE_NUM[2:0]		
7	6	5	4	3	2	1	0
Reserved			URT0_RXE_LEN	URT0_TXE_MDS[1:0]		URT0_RXE_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	URT0_RXE_NUM	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT0_TXE_NUM	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT0_RXE_LEN	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	URT0_TXE_MDS	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	URT0_RXE_MDS	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM 0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	0x00

### 1.19.20. URT0 slave address detect register

URT0_SADR		URT0 slave address detect register	
Offset Address :	0x4C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT0_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT0_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT0_SA_MSK	UART multi-processor slave address mask register. URT <sub>x</sub> _SA_RX register is combined with URT <sub>x</sub> _SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URT <sub>x</sub> _SA_MSK functions as the 'mask' register for URT <sub>x</sub> _SA_RX register. The slave address is created by taking the logical OR of URT <sub>x</sub> _SA_RX and URT <sub>x</sub> _SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT0_SA_RX	UART multi-processor mode received slave address. When URT <sub>x</sub> _MDS select multi-processor mode and URT <sub>x</sub> _SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URT <sub>x</sub> _RCAP register.	0x00

### 1.19.21. URT0 calibration control register

<b>URT0_CAL</b>	<b>URT0 calibration control register</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				Reserved			
7	6	5	4	3	2	1	0
URT0_CALC_HE	Reserved	Reserved		URT0_CAL_MDS[1:0]		URT0_CAL_AUTO	URT0_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	-	Reserved	Reserved	0x00
7	rw	URT0_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3..2	rw	URT0_CAL_MDS	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	URT0_CAL_AUTO	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished	0x00

			and the URTx_CALCF is asserted. 0 = Disable 1 = Enable	
0	rw	URT0_CAL_EN	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.19.22. URT0 IrDA control register

<b>URT0_IRDA</b>	<b>URT0 IrDA control register</b>
Offset Address :	0x54
Reset Value :	0x00000300

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT0_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						Reserved	URT0_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	URT0_IR_PW	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	URT0_IR_EN	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

### 1.19.23. URT0 hardware flow control register

<b>URT0_HFC</b>	<b>URT0 hardware flow control register</b>
Offset Address :	0x58
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT0_RTS_OUT	URT0_RTS_INV	URT0_CTS_INV	URT0_RTS_EN	URT0_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00

6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT0_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3	rw	URT0_RTS_INV	URT <sub>x</sub> _RTS output inverse enable. When URT <sub>x</sub> _EN is disabled and the RTS output is set by URT <sub>x</sub> _RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	URT0_CTS_INV	URT <sub>x</sub> _CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	URT0_RTS_EN	UART RTS hardware flow control enable. When enables, URT <sub>x</sub> _RTS signal will output high if RX buffer is full. It will change URT <sub>x</sub> _RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	URT0_CTS_EN	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URT <sub>x</sub> _RTS signal high. It will automatically transmit next data when URT <sub>x</sub> _RTS change to low. 0 = Disable 1 = Enable	0x00

#### 1.19.24. URT0 mute control register

<b>URT0_MUTE</b>	<b>URT0 mute control register</b>
Offset Address :	0x5C
Reset Value :	0x00010100

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT0_MUTE_AEX2	URT0_MUTE_AEX1	URT0_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT0_MUTE_AEN1	URT0_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT0_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	URT0_MUTE_AEX2	UART auto exit mute mode and receive data by idle line detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URT <sub>x</sub> _DET_IDL. 0 = Disable 1 = Enable	0x00
17	rw	URT0_MUTE_AEX1	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	URT0_MUTE_AEX0	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute	0x01

			condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	
15..10	-	Reserved	Reserved	0x00
9	rw	URTO_MUTE_AEN1	UART mute mode auto enter by idle line detection enable bit. When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
8	rw	URTO_MUTE_AEN0	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URTO_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00



## 1.19.25. URT0 Register Map

URT0 Register Map

Register Number = 24

0	URT0_RHF	0	URT0_IEA	0	Reserved	0	URT0_BUSYF	0	URT0_EN	0	URT0_RXD_SIZE [1:0]	0	URT0_BK_TX	0	Reserved
1	URT0_UGF	0	URT0_UG_IE	0	URT0_CK_SEL [2:0]	0	URT0_PAR	0	URT0_OS_MDS	0	URT0_RXPAR_EN	0	URT0_ADR_TX	0	URT0_CPOL
2	URT0_TCF	0	URT0_TC_IE	0	URT0_ADR	0	URT0_ADR	0	URT0_HDX_EN	0	URT0_RXPAR_EN	0	URT0_RX_EN	0	URT0_CPHA
3	URT0_ERRF	0	URT0_ERR_IE	0	Reserved	0	URT0_DAT_LINE	0	URT0_RXPAR_POL	0	URT0_RXPAR_POL	0	URT0_TX_EN	0	Reserved
4	URT0_LSF	0	URT0_LS_IE	0	URT0_CLK_EN	0	Reserved	0	URT0_GSA_EN	0	URT0_RXPAR_STK	0	URT0_TX_HALT	0	URT0_DET_BK
5	URT0_RXDF	0	Reserved	0	URT0_CLK_CKS	0	URT0_NCF	0	URT0_MDS[2:0]	0	URT0_RXMSB_EN	0	Reserved	0	Reserved
6	URT0_RXF	0	URT0_RX_IE	0	Reserved	0	URT0_BKBF	0	URT0_IO_SWP	0	URT0_RXSTP_LEN [1:0]	0	0	0	0
7	URT0_TXF	0	URT0_TX_IE	0	Reserved	0	URT0_IR_BUSYF	0	URT0_DE_INV	0	Reserved	0	0	0	0
8	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_DE_INV	0	Reserved	0	0	0	0
9	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_RXOS_NUM [4:0]	1	0	0	0
10	URT0_SADRF	0	URT0_SADR_IE	0	Reserved	0	Reserved	0	URT0_RX_INV	0	URT0_TX_INV	1	0	0	0
11	URT0_BRIF	0	URT0_BRT_IE	0	Reserved	0	URT0_CTS	0	URT0_DE_EN	0	Reserved	1	0	0	0
12	URT0_TMOF	0	URT0_TMO_IE	0	Reserved	0	URT0_CTS	0	URT0_DE_EN	0	Reserved	0	0	0	0
13	URT0_CALCF	0	URT0_CALC_IE	0	Reserved	0	Reserved	0	URT0_DE_INV	0	Reserved	0	0	0	0
14	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_DE_INV	0	Reserved	0	0	0	0
15	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_DE_INV	0	Reserved	0	0	0	0
16	URT0_BKF	0	URT0_BK_IE	0	URT0_RX_CKS [1:0]	0	URT0_RX_TH[1:0]	0	URT0_RX_TH[1:0]	0	URT0_TXD_SIZE [1:0]	0	URT0_NSS_SWO	0	URT0_DET_IDL [7:0]
17	URT0_IDLF	0	URT0_IDL_IE	0	Reserved	0	Reserved	0	Reserved	0	URT0_TXPAR_EN	0	Reserved	0	URT0_TXGT_LEN [7:0]
18	URT0_CTSF	0	URT0_CTS_IE	0	Reserved	0	Reserved	0	Reserved	0	URT0_TXPAR_EN	0	Reserved	0	URT0_TXGT_LEN [7:0]
19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_TXPAR_POL	0	Reserved	0	URT0_TXGT_LEN [7:0]
20	URT0_PEF	0	URT0_PE_IE	0	URT0_TX_CKS [1:0]	0	Reserved	0	URT0_IDL_MDS	0	URT0_TXPAR_STK	0	Reserved	0	URT0_TXGT_LEN [7:0]
21	URT0_FEF	0	URT0_FE_IE	0	Reserved	0	Reserved	0	URT0_NCHAR_HE	0	URT0_TXMSB_EN	0	Reserved	0	URT0_TXGT_LEN [7:0]
22	URT0_NCEF	0	URT0_NCE_IE	0	Reserved	0	Reserved	0	URT0_NCHAR_DIS	0	URT0_TXSTP_LEN [1:0]	1	0	0	URT0_TXGT_LEN [7:0]
23	URT0_ROVRF	0	URT0_ROVR_IE	0	Reserved	0	Reserved	0	URT0_LBM_EN	0	URT0_TXSTP_LEN [1:0]	0	0	0	URT0_TXGT_LEN [7:0]
24	URT0_TXEF	0	URT0_TXE_IE	0	URT0_BR_EN	0	Reserved	0	Reserved	0	URT0_TXOS_NUM [4:0]	1	0	0	URT0_TXGT_LEN [7:0]
25	Reserved	0	Reserved	0	URT0_BR_MDS	0	URT0_RX_LVL [2:0]	0	Reserved	0	URT0_TXOS_NUM [4:0]	1	0	0	URT0_TXGT_LEN [7:0]
26	Reserved	0	Reserved	0	URT0_BRO_STA	0	Reserved	0	Reserved	0	URT0_TXOS_NUM [4:0]	1	0	0	URT0_TXGT_LEN [7:0]
27	URT0_RXTMOF	0	URT0_RXTMO_IE	0	URT0_BRO_LCK	0	Reserved	0	Reserved	0	URT0_TXOS_NUM [4:0]	1	0	0	URT0_TXGT_LEN [7:0]
28	URT0_IDTMOF	0	URT0_IDTMO_IE	0	URT0_CKO_STA	0	Reserved	0	Reserved	0	URT0_TXOS_NUM [4:0]	1	0	0	URT0_TXGT_LEN [7:0]
29	URT0_BKTMOF	0	URT0_BKTMO_IE	0	URT0_CKO_LCK	0	URT0_TX_LVL [2:0]	0	URT0_DDTX_EN	0	Reserved	0	Reserved	0	URT0_TXGT_LEN [7:0]
30	URT0_CALTMOF	0	URT0_CALTMO_IE	0	Reserved	0	Reserved	0	URT0_DMA_RXEN	0	Reserved	0	Reserved	0	URT0_TXGT_LEN [7:0]
31	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT0_DMA_TXEN	0	Reserved	0	Reserved	0	URT0_TXGT_LEN [7:0]
Offset	Register	Reset	0x00000000	0x04	0x08	Reset	0x00000000	0x0C	0x10	Reset	0x00000000	0x14	0x18	Reset	0x1C
	URT0_STA		URT0_INT		URT0_CLK		URT0_STA2		URT0_CR0		URT0_CR1		URT0_CR2		URT0_CR3
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04		0x08		0x0C		0x10		0x14		0x18		0x1C
	0x00		0x04												

MG32F02A Register Definitions (2022\_1109) Page-274

[illegible]

## 1.20. URT1 Control Registers

<b>URT1 Control</b>	<b>(URT1) UART Control Module-1</b>
Base Address :	<b>0x52010000</b>

### 1.20.1. URT1 status register 1

URT1_STA		URT1 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_CALTMOF	URT1_BKTMOF	URT1_IDTMOF	URT1_RXTMOF	Reserved		URT1_TXEF
23	22	21	20	19	18	17	16
URT1_ROVRF	URT1_NCEF	URT1_FEF	URT1_PEF	Reserved	URT1_CTSF	URT1_IDLF	URT1_BKF
15	14	13	12	11	10	9	8
Reserved	Reserved	URT1_CALCF	URT1_TMOF	URT1_BRTF	URT1_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_TXF	URT1_RXF	URT1_RXDF	URT1_LSF	URT1_ERRF	URT1_TCF	URT1_UGF	URT1_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT1_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT1_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT1_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT1_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26..25	-	Reserved	Reserved	0x00
24	rw	URT1_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT1_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT1_NCEF	UART receive noised character error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	URT1_FEF	UART frame error flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
20	rw	URT1_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	Reserved	Reserved	0x00
18	rw	URT1_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT1_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT1_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	rw	URT1_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT1_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT1_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT1_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT1_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT1_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT1_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	<b>URT1_LSF</b>	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>URT1_ERRF</b>	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>URT1_TCF</b>	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>URT1_UGF</b>	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	<b>URT1_RHF</b>	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.20.2. URT1 interrupt enable register

<b>URT1_INT</b>	<b>URT1 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_CALTMO_IE	URT1_BKTMO_IE	URT1_IDTMO_IE	URT1_RXTMO_IE	Reserved	Reserved	URT1_TXE_IE
23	22	21	20	19	18	17	16
URT1_ROVR_IE	URT1_NCE_IE	URT1_FE_IE	URT1_PE_IE	Reserved	URT1_CTS_IE	URT1_IDL_IE	URT1_BK_IE
15	14	13	12	11	10	9	8
Reserved	Reserved	URT1_CALC_IE	URT1_TMO_IE	URT1_BRT_IE	URT1_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_TX_IE	URT1_RX_IE	Reserved	URT1_LS_IE	URT1_ERR_IE	URT1_TC_IE	URT1_UG_IE	URT1 IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>URT1_CALTMO_IE</b>	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	<b>URT1_BKTMO_IE</b>	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	<b>URT1_IDTMO_IE</b>	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	<b>URT1_RXTMO_IE</b>	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26..25	-	Reserved	Reserved	0x00

24	rw	<a href="#">URT1_TXE_IE</a>	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	<a href="#">URT1_ROVR_IE</a>	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	<a href="#">URT1_NCE_IE</a>	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	<a href="#">URT1_FE_IE</a>	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	<a href="#">URT1_PE_IE</a>	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	<a href="#">Reserved</a>	Reserved	0x00
18	rw	<a href="#">URT1_CTS_IE</a>	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<a href="#">URT1_IDL_IE</a>	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	<a href="#">URT1_BK_IE</a>	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15	-	<a href="#">Reserved</a>	Reserved	0x00
14	-	<a href="#">Reserved</a>	Reserved	0x00
13	rw	<a href="#">URT1_CALC_IE</a>	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	<a href="#">URT1_TMO_IE</a>	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
11	rw	<a href="#">URT1_BRT_IE</a>	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	<a href="#">URT1_SADR_IE</a>	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	<a href="#">Reserved</a>	Reserved	0x00
8	-	<a href="#">Reserved</a>	Reserved	0x00
7	rw	<a href="#">URT1_TX_IE</a>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<a href="#">URT1_RX_IE</a>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	<a href="#">Reserved</a>	Reserved	0x00
4	rw	<a href="#">URT1_LS_IE</a>	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	<a href="#">URT1_ERR_IE</a>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<a href="#">URT1_TC_IE</a>	UART transmission complete interrupt enable. (set by	0x00

			hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	
1	rw	<b>URT1_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT1_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.20.3. URT1 clock source register

<b>URT1_CLK</b>	<b>URT1 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT1_CKO_LCK	URT1_CKO_STA	URT1_BRO_LCK	URT1_BRO_STA	URT1_BR_MDS	URT1_BR_EN	
23	22	21	20	19	18	17	16
Reserved	URT1_TX_CKS[1:0]	Reserved	URT1_RX_CKS[1:0]				
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	URT1_CLK_CKS	URT1_CLK_EN	URT1_CK_SEL[2:0]				Reserved

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	<b>URT1_CKO_LCK</b>	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
28	rw	<b>URT1_CKO_STA</b>	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	<b>URT1_BRO_LCK</b>	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	<b>URT1_BRO_STA</b>	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>URT1_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT1_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00



23..22	-	Reserved	Reserved	0x00
21..20	rw	URT1_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT1_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	URT1_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URT <sub>x</sub> _OUT from clock output divider 1 = SC : CK_URT <sub>x</sub> _SC from clock input prescaler	0x00
4	rw	URT1_CLK_EN	URT <sub>x</sub> _CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT1_CK_SEL	UART internal clock CK_UART source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = Reserved (PROC) 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = Reserved (PROC)	0x00
0	-	Reserved	Reserved	0x00

#### 1.20.4. URT1 status register 2

<b>URT1_STA2</b>	<b>URT1 status register 2</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_TX_LVL[2:0]			Reserved	URT1_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT1_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_IR_BUSYF	URT1_BKBF	URT1_NCF	Reserved	Reserved	URT1_ADR	URT1_PAR	URT1_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT1_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT1_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00

13	-	Reserved	Reserved	0x00
12	r	URT1_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT1_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT1_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT1_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT1_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT1_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT1_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.20.5. URT1 control register 0

<b>URT1_CR0</b>	<b>URT1 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_DMA_TXEN	URT1_DMA_RXEN	URT1_DDTX_EN	Reserved			Reserved	
23	22	21	20	19	18	17	16
URT1_LBM_EN	URT1_NCHAR_DIS	URT1_NCHAR_HE	URT1_IDL_MDS	Reserved		URT1_RX_TH[1:0]	
15	14	13	12	11	10	9	8
URT1_DE_GT[1:0]		URT1_DE_INV	URT1_DE_EN	URT1_TX_INV	URT1_RX_INV	Reserved	URT1_IO_SWP
7	6	5	4	3	2	1	0
URT1_GSA_EN	URT1_MDS[2:0]			URT1_DAT_LINE	URT1_HDX_EN	URT1_OS_MDS	URT1_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT1_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT1_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT1_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00

28..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT1_LBM_EN	UART Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT1_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT1_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT1_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty. 0 = No (No operation) 1 = Load (Force to load shadow buffer)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT1_RX_TH	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URT01_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	URT1_DE_GT	URTx_DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	URT1_DE_INV	URTx_DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	URT1_DE_EN	URTx_DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	URT1_TX_INV	URTx_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	URT1_RX_INV	URTx_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	URT1_IO_SWP	URTx_RX/URTx_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	URT1_GSA_EN	UART multi-processor global slave address enable.	0x00

6..4	rw	<b>URT1_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URTx_MUTE_AEN0 and URTx_MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT1_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URTx_RX , URTx_TX 1 = 1 : 1-line Bidirectional ~URTx_TX only.	0x00
2	rw	<b>URT1_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URTx_RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT1_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT1_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

#### 1.20.6. URT1 control register 1

<b>URT1_CR1</b>	<b>URT1 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400F40

31	30	29	28	27	26	25	24
Reserved			URT1_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT1_TXSTP_LEN[1:0]		URT1_TXMSB_EN	URT1_TXPAR_STK	URT1_TXPAR_POL	URT1_TXPAR_EN	URT1_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT1_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT1_RXSTP_LEN[1:0]		URT1_RXMSB_EN	URT1_RXPAR_STK	URT1_RXPAR_POL	URT1_RXPAR_EN	URT1_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	<b>URT1_TXOS_NUM</b>	UARTTX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	<b>URT1_TXSTP_LEN</b>	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit (Reserved) 0x1 = 1bit 0x2 = 1.5bit (Reserved) 0x3 = 2bit	0x01
21	rw	<b>URT1_TXMSB_EN</b>	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	<b>URT1_TXPAR_STK</b>	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	<b>URT1_TXPAR_POL</b>	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods.	0x00

			0x0 = Even 0x1 = Odd	
18	rw	URT1_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT1_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT1_RXOS_NUM	UART RX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT1_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
5	rw	URT1_RXMSB_EN	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	URT1_RXPAR_STK	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	URT1_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	URT1_RXPAR_EN	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	URT1_RXDSIZE	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.20.7. URT1 control register 2

<b>URT1_CR2</b>	<b>URT1 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	URT1_NSS_SWEN	URT1_NSS_INV	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT1_NSS_SWO	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0

Reserved		URT1_TX_HALT	URT1_TX_EN	URT1_RX_EN	URT1_ADR_TX	URT1_BK_TX
Bit	Attr	Bit Name	Description			Reset
31..30	-	Reserved	Reserved			0x00
29..28	-	Reserved	Reserved			0x00
27	-	Reserved	Reserved			0x00
26	rw	URT1_NSS_SWEN	UART NSS signal output use software control bit enable. 0 = Disable 1 = Enable			0x00
25	rw	URT1_NSS_INV	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable			0x00
24	-	Reserved	Reserved			0x00
23..18	-	Reserved	Reserved			0x00
17	-	Reserved	Reserved			0x00
16	rw	URT1_NSS_SWO	UART NSS signal software output control bit when URTx_NSS_SWEN is disable.			0x00
15..8	-	Reserved	Reserved			0x00
7..5	-	Reserved	Reserved			0x00
4	rw	URT1_TX_HALT	UART transmitter halt enable. 0 = Disable 1 = Enable			0x00
3	rw	URT1_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable			0x00
2	rw	URT1_RX_EN	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable			0x00
1	rw	URT1_ADR_TX	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address			0x00
0	rw	URT1_BK_TX	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break			0x00

### 1.20.8. URT1 control register 3

URT1_CR3		URT1 control register 3					
Offset Address :		0x1C	Reset Value :		0x00000A00		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT1_TXGT_LEN[7:0]							
15	14	13	12	11	10	9	8
URT1_DET_IDL[7:0]							
7	6	5	4	3	2	1	0
Reserved			URT1_DET_BK	Reserved	URT1_CPHA	URT1_CPOL	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT1_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART,SYNC,ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT1_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT1_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT1_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT1_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.20.9. URT1 control register 4

<b>URT1_CR4</b>	<b>URT1 control register 4</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT1_TNUM[2:0]			Reserved	URT1_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT1_TDAT_CLR	URT1_RDAT_CLR	URT1_TDAT_INV	URT1_RDAT_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT1_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT1_RNUM	UART received data byte number when data shadow buffer last transfer to URT <sub>x</sub> _RDAT register. Firmware can write an initial	0x00

			value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	
7	w	<b>URT1_TDAT_CLR</b>	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	<b>URT1_RDAT_CLR</b>	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	<b>URT1_TDAT_INV</b>	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT1_RDAT_INV</b>	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.20.10. URT1 baud-rate clock counter reload register

<b>URT1_RLR</b>	<b>URT1 baud-rate clock counter reload register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT1_PSR[3:0]</b>			
7	6	5	4	3	2	1	0
<b>URT1_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>URT1_PSR</b>	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	<b>URT1_RLR</b>	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

#### 1.20.11. URT1 baud-rate clock counter register

<b>URT1_CNT</b>	<b>URT1 baud-rate clock counter register</b>
Offset Address :	Reset Value :



31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT1_PSC[3:0]			
7	6	5	4	3	2	1	0
URT1_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	r	URT1_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT1_CNT	UART baud-rate clock counter value register.	0x00

### 1.20.12. URT1 RX data capture register

<b>URT1_RCAP</b>	<b>URT1 RX data capture register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT1_RCAP_ADR	URT1_RCAP_PAR	URT1_RCAP_STP
7	6	5	4	3	2	1	0
URT1_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT1_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT1_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT1_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT1_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode.	0x00

### 1.20.13. URT1 RX data register

<b>URT1_RDAT</b>	<b>URT1 RX data register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT1_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT1_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT1_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT1_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

## 1.20.14. URT1 TX data register

URT1_TDAT	URT1 TX data register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT1_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT1_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT1_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT1_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

## 1.20.15. URT1 TX data 3-byte register

URT1_TDAT3	URT1 TX data 3-byte register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT1_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT1_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT1_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT1_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x000000

## 1.20.16. URT1 data shift buffer register

URT1_SBUF	URT1 data shift buffer register
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT1_TSBUFF[7:0]							
7	6	5	4	3	2	1	0
URT1_RSBUFF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT1_TSBUFF	UART TX data shift buffer register.	0x00

7..0	r	URT1_RSBUF	UART RX data shift buffer register.	0x00
------	---	------------	-------------------------------------	------

### 1.20.17. URT1 timeout control register

<b>URT1_TMOUT</b>	<b>URT1 timeout control register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_CALTMO_TH[3:0]				URT1_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT1_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT1_TMO_LCK	URT1_TMO_STA	Reserved			URT1_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT1_CALTMO_EN	URT1_BKTMO_EN	URT1_RXTMO_EN	URT1_IDTMO_EN	URT1_TMO_MDS[1:0]		URT1_TMO_RST	URT1_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT1_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*0X10 and value 0 indicates counter overflow value 0xFF. When calibration has finished, the TMO counter value will be copied to update the URTx_RLR for new baud-rate setting of BRO timer. If calibration timeout is happened, the URTx_RLR does not change and keep the old baud-rate setting for BRO timer.	0x00
27..24	rw	URT1_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT1_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT1_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT1_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT1_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock) 0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	0x00
7	rw	URT1_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not	0x00

			update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	
6	rw	URT1_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT1_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT1_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT1_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART (UART timeout timer) 0x1 = General (general timer)	0x00
1	rw	URT1_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT1_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.20.18. URT1 timeout control register 2

<b>URT1_TMOUT2</b>	<b>URT1 timeout control register 2</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT1_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT1_IDTMO_TH[15:8]							
7	6	5	4	3	2	1	0
URT1_IDTMO_TH[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	URT1_TMO_CNT	UART timeout counter value.	0x0000
15..0	rw	URT1_IDTMO_TH	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.20.19. URT1 SmartCard control register

URT1_SC	URT1 SmartCard control register	
Offset Address :	0x48	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT1_RXE_NUM[2:0]			Reserved	URT1_TXE_NUM[2:0]		
7	6	5	4	3	2	1	0
Reserved			URT1_RXE_LEN	URT1_TXE_MDS[1:0]		URT1_RXE_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	URT1_RXE_NUM	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT1_TXE_NUM	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT1_RXE_LEN	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	URT1_TXE_MDS	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	URT1_RXE_MDS	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM 0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	0x00

### 1.20.20. URT1 slave address detect register

URT1_SADR	URT1 slave address detect register	
Offset Address :	0x4C	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
URT1_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT1_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT1_SA_MSK	UART multi-processor slave address mask register. URT <sub>x</sub> _SA_RX register is combined with URT <sub>x</sub> _SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URT <sub>x</sub> _SA_MSK functions as the 'mask' register for URT <sub>x</sub> _SA_RX register. The slave address is created by taking the logical OR of URT <sub>x</sub> _SA_RX and URT <sub>x</sub> _SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT1_SA_RX	UART multi-processor mode received slave address. When URT <sub>x</sub> _MDS select multi-processor mode and URT <sub>x</sub> _SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URT <sub>x</sub> _RCAP register.	0x00

### 1.20.21. URT1 calibration control register

<b>URT1_CAL</b>	<b>URT1 calibration control register</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT1_CALC_HE	Reserved			URT1_CAL_MDS[1:0]		URT1_CAL_AUTO	URT1_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	URT1_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6..4	-	Reserved	Reserved	0x00
3..2	rw	URT1_CAL_MDS	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	URT1_CAL_AUTO	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URT <sub>x</sub> _CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	URT1_CAL_EN	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by	0x00

		hardware) 0 = Disable 1 = Enable	
--	--	--	--

## 1.20.22. URT1 IrDA control register

URT1_IRDA	URT1 IrDA control register		
Offset Address :	0x54	Reset Value :	0x00000300

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT1_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						Reserved	URT1_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	URT1_IR_PW	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	URT1_IR_EN	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

## 1.20.23. URT1 hardware flow control register

URT1_HFC		URT1 hardware flow control register	
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT1_RTS_OUT	URT1_RTS_INV	URT1_CTS_INV	URT1_RTS_EN	URT1_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT1_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

3	rw	<b>URT1_RTS_INV</b>	URTx_RTS output inverse enable. When URTx_EN is disabled and the RTS output is set by URTx_RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT1_CTS_INV</b>	URTx_CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT1_RTS_EN</b>	UART RTS hardware flow control enable. When enables, URTx_RTS signal will output high if RX buffer is full. It will change URTx_RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT1_CTS_EN</b>	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URTx_RTS signal high. It will automatically transmit next data when URTx_RTS change to low. 0 = Disable 1 = Enable	0x00

#### 1.20.24. URT1 mute control register

<b>URT1_MUTE</b>	<b>URT1 mute control register</b>
Offset Address :	0x5C
Reset Value :	0x00010100

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT1_MUTE_AEX2	URT1_MUTE_AEX1	URT1_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT1_MUTE_AEN1	URT1_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT1_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	<b>URT1_MUTE_AEX2</b>	UART auto exit mute mode and receive data by idle line detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
17	rw	<b>URT1_MUTE_AEX1</b>	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	<b>URT1_MUTE_AEX0</b>	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	<b>URT1_MUTE_AEN1</b>	UART mute mode auto enter by idle line detection enable bit.	0x00



			When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	
8	rw	URT1_MUTE_AENO	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT1_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.20.25. URT1 Register Map

URT1 Register Map

Register Number = 24

0	URT1_RHF	0	URT1_IEA	0	Reserved	0	URT1_BUSYF	0	URT1_EN	0	URT1_RXD_SIZE [1:0]	0	URT1_BK_TX	0	Reserved	0
1	URT1_UGF	0	URT1_UG_IE	0		0	URT1_PAR	0	URT1_OS_MDS	0	URT1_RXPAR_EN	0	URT1_ADR_TX	0	URT1_CPOL	0
2	URT1_TCF	0	URT1_TC_IE	0	URT1_CK_SEL [2:0]	0	URT1_ADR	0	URT1_HDX_EN	0	URT1_RXPAR_EN	0	URT1_RX_EN	0	URT1_CPHA	0
3	URT1_ERRF	0	URT1_ERR_IE	0		0	Reserved	0	URT1_DAT_LINE	0	URT1_RXPAR_POL	0	URT1_TX_EN	0	Reserved	0
4	URT1_LSF	0	URT1_LS_IE	0	URT1_CLK_EN	0	Reserved	0		0	URT1_RXPAR_STK	0	URT1_TX_HALT	0	URT1_DET_BK	0
5	URT1_RXDF	0	Reserved	0	URT1_CLK_CKS	0	URT1_NCF	0	URT1_MDS[2:0]	0	URT1_RXMSB_EN	0		0	Reserved	0
6	URT1_RXF	0	URT1_RX_IE	0		0	URT1_BKBF	0		0	URT1_RXSTP_LEN [1:0]	1	Reserved	0		0
7	URT1_TXF	0	URT1_TX_IE	0	Reserved	0	URT1_IR_BUSYF	0	URT1_GSA_EN	0		0		0		0
8	Reserved	0	Reserved	0		0	URT1_IO_SWP	0	URT1_DE_INV	0		1		0		0
9	Reserved	0	Reserved	0		0	Reserved	0	Reserved	0	URT1_RXOS_NUM [4:0]	1	Reserved	0		1
10	URT1_SADRF	0	URT1_SADR_IE	0		0	Reserved	0	URT1_RX_INV	0		1	Reserved	0		0
11	URT1_BRIF	0	URT1_BRT_IE	0	Reserved	0	URT1_TX_INV	0	URT1_DE_EN	0		1		0		1
12	URT1_TMOF	0	URT1_TMO_IE	0	Reserved	0	URT1_CTS	0	URT1_DE_EN	0		0		0		0
13	URT1_CALCF	0	URT1_CALC_IE	0		0	URT1_DE_INV	0		0	Reserved	0		0		0
14	Reserved	0	Reserved	0		0		0	URT1_DE_GT[1:0]	0		0		0		0
15	Reserved	0	Reserved	0		0	Reserved	0		0		0		0		0
16	URT1_BKF	0	URT1_BK_IE	0	URT1_RX_CKS [1:0]	0		0	URT1_RX_TH[1:0]	0	URT1_TXD_SIZE [1:0]	0	URT1_NSS_SWO	0		0
17	URT1_IDLF	0	URT1_IDL_IE	0		0		0	Reserved	0	URT1_TXPAR_EN	0	Reserved	0		0
18	URT1_CTSF	0	URT1_CTS_IE	0	Reserved	0		0		0	URT1_TXPAR_POL	0	Reserved	0		0
19	Reserved	0	Reserved	0		0	Reserved	0	URT1_IDL_MDS	0	URT1_TXPAR_STK	0		0		0
20	URT1_PEF	0	URT1_PE_IE	0	URT1_TX_CKS [1:0]	0		0	URT1_NCHAR_HE	0	URT1_TXMSB_EN	0		0		0
21	URT1_FEF	0	URT1_FE_IE	0		0		0	URT1_NCHAR_DIS	0	URT1_TXSTP_LEN [1:0]	1		0		0
22	URT1_NCEF	0	URT1_NCE_IE	0	Reserved	0		0	URT1_LBM_EN	0		0		0		0
23	URT1_ROVRF	0	URT1_ROVR_IE	0		0		0		0		0		0		0
24	URT1_TXEF	0	URT1_TXE_IE	0	URT1_BR_EN	0	Reserved	0		0		1		0		0
25	Reserved	0		0	URT1_BR_MDS	0		0		0	URT1_NSS_INV	0		0		0
26		0	Reserved	0	URT1_BRO_STA	0	URT1_RX_LVL [2:0]	0		0	URT1_NSS_SWEN	0		0		0
27	URT1_RXTMOF	0	URT1_RXTMO_IE	0	URT1_BRO_LCK	0	Reserved	0	Reserved	0		1	Reserved	0		0
28	URT1_IDTMOF	0	URT1_IDTMO_IE	0	URT1_CKO_STA	0		0		0		0	Reserved	0		0
29	URT1_BKTMOF	0	URT1_BKTMO_IE	0	URT1_CKO_LCK	0	URT1_TX_LVL [2:0]	0	URT1_DDTX_EN	0		0		0		0
30	URT1_CALTMOF	0	URT1_CALTMO_IE	0	Reserved	0		0	URT1_DMA_RXEN	0	Reserved	0	Reserved	0		0
31	Reserved	0	Reserved	0		0	URT1_DMA_TXEN	0		0		0	Reserved	0		0
Offset	0x00	Reset	0x04	Reset	0x08	Reset	0x0C	Reset	0x10	Reset	0x14	Reset	0x18	Reset	0x1C	Reset
Register	URT1_STA		URT1_INT		URT1_CLK		URT1_STA2		URT1_CR0		URT1_CR1		URT1_CR2		URT1_CR3	

MG32F02A Register Definitions (2022\_1109) Page-299

MG32F02A Register Definitions (2022\_1109) Page-300

## 1.21. URT2 Control Registers

<b>URT2 Control</b>	<b>(URT2) UART Control Module-2</b>
Base Address :	<b>0x52020000</b>

### 1.21.1. URT2 status register 1

URT2_STA		URT2 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_CALTMOF	URT2_BKTMOF	URT2_IDTMOF	URT2_RXTMOF	Reserved		URT2_TXEF
23	22	21	20	19	18	17	16
URT2_ROVRF	URT2_NCEF	URT2_FEF	URT2_PEF	Reserved	URT2_CTSF	URT2_IDLF	URT2_BKF
15	14	13	12	11	10	9	8
Reserved	Reserved	URT2_CALCF	URT2_TMOF	URT2_BRTF	URT2_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_TXF	URT2_RXF	URT2_RXDF	URT2_LSF	URT2_ERRF	URT2_TCF	URT2_UGF	URT2_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT2_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT2_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT2_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT2_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26..25	-	Reserved	Reserved	0x00
24	rw	URT2_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT2_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT2_NCEF	UART receive noised character error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	URT2_FEF	UART frame error flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
20	rw	URT2_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	Reserved	Reserved	0x00
18	rw	URT2_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT2_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT2_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	rw	URT2_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT2_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT2_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT2_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT2_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT2_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT2_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	<b>URT2_LSF</b>	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>URT2_ERRF</b>	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>URT2_TCF</b>	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>URT2_UGF</b>	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	<b>URT2_RHF</b>	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.21.2. URT2 interrupt enable register

<b>URT2_INT</b>	<b>URT2 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_CALTMO_IE	URT2_BKTMO_IE	URT2_IDTMO_IE	URT2_RXTMO_IE	Reserved	Reserved	URT2_TXE_IE
23	22	21	20	19	18	17	16
URT2_ROVR_IE	URT2_NCE_IE	URT2_FE_IE	URT2_PE_IE	Reserved	URT2_CTS_IE	URT2_IDL_IE	URT2_BK_IE
15	14	13	12	11	10	9	8
Reserved	Reserved	URT2_CALC_IE	URT2_TMO_IE	URT2_BRT_IE	URT2_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_TX_IE	URT2_RX_IE	Reserved	URT2_LS_IE	URT2_ERR_IE	URT2_TC_IE	URT2_UG_IE	URT2_IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>URT2_CALTMO_IE</b>	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	<b>URT2_BKTMO_IE</b>	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	<b>URT2_IDTMO_IE</b>	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	<b>URT2_RXTMO_IE</b>	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26..25	-	Reserved	Reserved	0x00

24	rw	<a href="#">URT2_TXE_IE</a>	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	<a href="#">URT2_ROVR_IE</a>	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	<a href="#">URT2_NCE_IE</a>	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	<a href="#">URT2_FE_IE</a>	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	<a href="#">URT2_PE_IE</a>	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	<a href="#">Reserved</a>	Reserved	0x00
18	rw	<a href="#">URT2_CTS_IE</a>	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<a href="#">URT2_IDL_IE</a>	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	<a href="#">URT2_BK_IE</a>	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15	-	<a href="#">Reserved</a>	Reserved	0x00
14	-	<a href="#">Reserved</a>	Reserved	0x00
13	rw	<a href="#">URT2_CALC_IE</a>	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	<a href="#">URT2_TMO_IE</a>	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
11	rw	<a href="#">URT2_BRT_IE</a>	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	<a href="#">URT2_SADR_IE</a>	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	<a href="#">Reserved</a>	Reserved	0x00
8	-	<a href="#">Reserved</a>	Reserved	0x00
7	rw	<a href="#">URT2_TX_IE</a>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<a href="#">URT2_RX_IE</a>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	<a href="#">Reserved</a>	Reserved	0x00
4	rw	<a href="#">URT2_LS_IE</a>	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	<a href="#">URT2_ERR_IE</a>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<a href="#">URT2_TC_IE</a>	UART transmission complete interrupt enable. (set by	0x00



			hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	
1	rw	<b>URT2_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT2_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.21.3. URT2 clock source register

<b>URT2_CLK</b>	<b>URT2 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT2_CKO_LCK	URT2_CKO_STA	URT2_BRO_LCK	URT2_BRO_STA	URT2_BR_MDS	URT2_BR_EN	
23	22	21	20	19	18	17	16
Reserved	URT2_TX_CKS[1:0]	Reserved	Reserved	Reserved	URT2_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	URT2_CLK_CKS	URT2_CLK_EN	URT2_CK_SEL[2:0]	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	<b>URT2_CKO_LCK</b>	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
28	rw	<b>URT2_CKO_STA</b>	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	<b>URT2_BRO_LCK</b>	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	<b>URT2_BRO_STA</b>	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>URT2_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT2_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00

23..22	-	Reserved	Reserved	0x00
21..20	rw	URT2_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT2_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	URT2_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URT <sub>x</sub> _OUT from clock output divider 1 = SC : CK_URT <sub>x</sub> _SC from clock input prescaler	0x00
4	rw	URT2_CLK_EN	URT <sub>x</sub> _CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT2_CK_SEL	UART internal clock CK_UART source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = Reserved (PROC) 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = Reserved (PROC)	0x00
0	-	Reserved	Reserved	0x00

#### 1.21.4. URT2 status register 2

<b>URT2_STA2</b>	<b>URT2 status register 2</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_TX_LVL[2:0]			Reserved	URT2_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT2_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_IR_BUSYF	URT2_BKBF	URT2_NCF	Reserved	Reserved	URT2_ADR	URT2_PAR	URT2_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT2_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT2_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00

13	-	Reserved	Reserved	0x00
12	r	URT2_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT2_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT2_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT2_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT2_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT2_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT2_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.21.5. URT2 control register 0

<b>URT2_CR0</b>	<b>URT2 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT2_DMA_TXEN	URT2_DMA_RXEN	URT2_DDTX_EN	Reserved				Reserved
23	22	21	20	19	18	17	16
URT2_LBM_EN	URT2_NCHAR_DIS	URT2_NCHAR_HE	URT2_IDL_MDS	Reserved		URT2_RX_TH[1:0]	
15	14	13	12	11	10	9	8
URT2_DE_GT[1:0]		URT2_DE_INV	URT2_DE_EN	URT2_TX_INV	URT2_RX_INV	Reserved	URT2_IO_SWP
7	6	5	4	3	2	1	0
URT2_GSA_EN	URT2_MDS[2:0]			URT2_DAT_LINE	URT2_HDX_EN	URT2_OS_MDS	URT2_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT2_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT2_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT2_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00

28..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT2_LBM_EN	UART Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT2_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT2_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT2_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty. 0 = No (No operation) 1 = Load (Force to load shadow buffer)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT2_RX_TH	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URTx_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	URT2_DE_GT	URTx_DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	URT2_DE_INV	URTx_DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	URT2_DE_EN	URTx_DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	URT2_TX_INV	URTx_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	URT2_RX_INV	URTx_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	URT2_IO_SWP	URTx_RX/URTx_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	URT2_GSA_EN	UART multi-processor global slave address enable.	0x00

6..4	rw	<b>URT2_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URTx_MUTE_AEN0 and URTx_MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT2_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URTx_RX , URTx_TX 1 = 1 : 1-line Bidirectional ~URTx_TX only.	0x00
2	rw	<b>URT2_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URTx_RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT2_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT2_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.21.6. URT2 control register 1

<b>URT2_CR1</b>	<b>URT2 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400F40

31	30	29	28	27	26	25	24
Reserved			URT2_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT2_TXSTP_LEN[1:0]		URT2_TXMSB_EN	URT2_TXPAR_STK	URT2_TXPAR_POL	URT2_TXPAR_EN	URT2_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT2_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT2_RXSTP_LEN[1:0]		URT2_RXMSB_EN	URT2_RXPAR_STK	URT2_RXPAR_POL	URT2_RXPAR_EN	URT2_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	<b>URT2_TXOS_NUM</b>	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	<b>URT2_TXSTP_LEN</b>	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit (Reserved) 0x1 = 1bit 0x2 = 1.5bit (Reserved) 0x3 = 2bit	0x01
21	rw	<b>URT2_TXMSB_EN</b>	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	<b>URT2_TXPAR_STK</b>	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	<b>URT2_TXPAR_POL</b>	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods.	0x00

			0x0 = Even 0x1 = Odd	
18	rw	URT2_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT2_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT2_RXOS_NUM	UART RX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT2_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
5	rw	URT2_RXMSB_EN	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	URT2_RXPAR_STK	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	URT2_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	URT2_RXPAR_EN	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	URT2_RXDSIZE	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.21.7. URT2 control register 2

<b>URT2_CR2</b>	<b>URT2 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	URT2_NSS_SWEN	URT2_NSS_INV	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT2_NSS_SWO	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0

Reserved		URT2_TX_HALT	URT2_TX_EN	URT2_RX_EN	URT2_ADR_TX	URT2_BK_TX
Bit	Attr	Bit Name	Description			Reset
31..30	-	Reserved	Reserved			0x00
29..28	-	Reserved	Reserved			0x00
27	-	Reserved	Reserved			0x00
26	rw	URT2_NSS_SWEN	UART NSS signal output use software control bit enable. 0 = Disable 1 = Enable			0x00
25	rw	URT2_NSS_INV	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable			0x00
24	-	Reserved	Reserved			0x00
23..18	-	Reserved	Reserved			0x00
17	-	Reserved	Reserved			0x00
16	rw	URT2_NSS_SWO	UART NSS signal software output control bit when URTx_NSS_SWEN is disable.			0x00
15..8	-	Reserved	Reserved			0x00
7..5	-	Reserved	Reserved			0x00
4	rw	URT2_TX_HALT	UART transmitter halt enable. 0 = Disable 1 = Enable			0x00
3	rw	URT2_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable			0x00
2	rw	URT2_RX_EN	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable			0x00
1	rw	URT2_ADR_TX	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address			0x00
0	rw	URT2_BK_TX	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break			0x00

### 1.21.8. URT2 control register 3

URT2_CR3		URT2 control register 3					
Offset Address :		0x1C	Reset Value :		0x00000A00		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT2_TXGT_LEN[7:0]							
15	14	13	12	11	10	9	8
URT2_DET_IDL[7:0]							
7	6	5	4	3	2	1	0
Reserved			URT2_DET_BK	Reserved	URT2_CPHA	URT2_CPOL	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT2_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART,SYNC,ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT2_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT2_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT2_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT2_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.21.9. UART control register 4

URT2_CR4	UART control register 4
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT2_TNUM[2:0]			Reserved	URT2_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT2_TDAT_CLR	URT2_RDAT_CLR	URT2_TDAT_INV	URT2_RDAT_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT2_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT2_RNUM	UART received data byte number when data shadow buffer last transfer to URT <sub>x</sub> _RDAT register. Firmware can write an initial	0x00



			value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	
7	w	<b>URT2_TDAT_CLR</b>	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	<b>URT2_RDAT_CLR</b>	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	<b>URT2_TDAT_INV</b>	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT2_RDAT_INV</b>	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

### 1.21.10. URT2 baud-rate clock counter reload register

<b>URT2_RLR</b>	<b>URT2 baud-rate clock counter reload register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT2_PSR[3:0]</b>			
7	6	5	4	3	2	1	0
<b>URT2_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>URT2_PSR</b>	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	<b>URT2_RLR</b>	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.21.11. URT2 baud-rate clock counter register

<b>URT2_CNT</b>	<b>URT2 baud-rate clock counter register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT2_PSC[3:0]			
7	6	5	4	3	2	1	0
URT2_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	r	URT2_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT2_CNT	UART baud-rate clock counter value register.	0x00

### 1.21.12. URT2 RX data capture register

<b>URT2_RCAP</b>	<b>URT2 RX data capture register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT2_RCAP_ADR	URT2_RCAP_PAR	URT2_RCAP_STP
7	6	5	4	3	2	1	0
URT2_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT2_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT2_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT2_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT2_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode.	0x00

### 1.21.13. URT2 RX data register

<b>URT2_RDAT</b>	<b>URT2 RX data register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT2_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT2_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT2_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT2_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT2_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

## 1.21.14. URT2 TX data register

URT2_TDAT	URT2 TX data register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT2_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT2_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT2_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT2_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT2_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

## 1.21.15. URT2 TX data 3-byte register

URT2_TDAT3	URT2 TX data 3-byte register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT2_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT2_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT2_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT2_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x000000

## 1.21.16. URT2 data shift buffer register

URT2_SBUF	URT2 data shift buffer register
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT2_TSBUFF[7:0]							
7	6	5	4	3	2	1	0
URT2_RSBUFF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT2_TSBUFF	UART TX data shift buffer register.	0x00

7..0	r	URT2_RSBUF	UART RX data shift buffer register.	0x00
------	---	------------	-------------------------------------	------

### 1.21.17. URT2 timeout control register

<b>URT2_TMOUT</b>	<b>URT2 timeout control register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT2_CALTMO_TH[3:0]				URT2_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT2_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT2_TMO_LCK	URT2_TMO_STA	Reserved			URT2_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT2_CALTMO_EN	URT2_BKTMO_EN	URT2_RXTMO_EN	URT2_IDTMO_EN	URT2_TMO_MDS[1:0]		URT2_TMO_RST	URT2_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT2_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*0X10 and value 0 indicates counter overflow value 0xFF. When calibration has finished, the TMO counter value will be copied to update the URTx_RLR for new baud-rate setting of BRO timer. If calibration timeout is happened, the URTx_RLR does not change and keep the old baud-rate setting for BRO timer.	0x00
27..24	rw	URT2_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT2_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT2_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT2_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT2_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock) 0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	0x00
7	rw	URT2_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not	0x00

			update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	
6	rw	<b>URT2_BKTMO_EN</b>	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	<b>URT2_RXTMO_EN</b>	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT2_IDTMO_EN</b>	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	<b>URT2_TMO_MDS</b>	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART (UART timeout timer) 0x1 = General (general timer)	0x00
1	rw	<b>URT2_TMO_RST</b>	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	<b>URT2_TMO_EN</b>	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.21.18. URT2 timeout control register 2

<b>URT2_TMOUT2</b>	<b>URT2 timeout control register 2</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>URT2_TMO_CNT[15:8]</b>							
23	22	21	20	19	18	17	16
<b>URT2_TMO_CNT[7:0]</b>							
15	14	13	12	11	10	9	8
<b>URT2_IDTMO_TH[15:8]</b>							
7	6	5	4	3	2	1	0
<b>URT2_IDTMO_TH[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>URT2_TMO_CNT</b>	UART timeout counter value.	0x0000
15..0	rw	<b>URT2_IDTMO_TH</b>	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.21.19. URT2 SmartCard control register

URT2_SC	URT2 SmartCard control register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT2_RXE_NUM[2:0]			Reserved	URT2_TXE_NUM[2:0]		
7	6	5	4	3	2	1	0
Reserved			URT2_RXE_LEN	URT2_TXE_MDS[1:0]		URT2_RXE_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	URT2_RXE_NUM	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT2_TXE_NUM	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT2_RXE_LEN	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	URT2_TXE_MDS	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	URT2_RXE_MDS	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM 0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	0x00

### 1.21.20. URT2 slave address detect register

URT2_SADR	URT2 slave address detect register
Offset Address :	0x4C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
URT2_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT2_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT2_SA_MSK	UART multi-processor slave address mask register. URT <sub>x</sub> _SA_RX register is combined with URT <sub>x</sub> _SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URT <sub>x</sub> _SA_MSK functions as the 'mask' register for URT <sub>x</sub> _SA_RX register. The slave address is created by taking the logical OR of URT <sub>x</sub> _SA_RX and URT <sub>x</sub> _SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT2_SA_RX	UART multi-processor mode received slave address. When URT <sub>x</sub> _MDS select multi-processor mode and URT <sub>x</sub> _SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URT <sub>x</sub> _RCAP register.	0x00

### 1.21.21. URT2 calibration control register

<b>URT2_CAL</b>	<b>URT2 calibration control register</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT2_CALC_HE	Reserved			URT2_CAL_MDS[1:0]		URT2_CAL_AUTO	URT2_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	URT2_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6..4	-	Reserved	Reserved	0x00
3..2	rw	URT2_CAL_MDS	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	URT2_CAL_AUTO	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URT <sub>x</sub> _CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	URT2_CAL_EN	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by	0x00

		hardware) 0 = Disable 1 = Enable	
--	--	--	--

## 1.21.22. URT2 IrDA control register

<b>URT2_IRDA</b>	<b>URT2 IrDA control register</b>
Offset Address :	<b>0x54</b>
Reset Value :	<b>0x00000300</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT2_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						Reserved	URT2_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	URT2_IR_PW	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	URT2_IR_EN	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

## 1.21.23. URT2 hardware flow control register

<b>URT2_HFC</b>	<b>URT2 hardware flow control register</b>
Offset Address :	<b>0x58</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT2_RTS_OUT	URT2_RTS_INV	URT2_CTS_INV	URT2_RTS_EN	URT2_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT2_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00



3	rw	<b>URT2_RTS_INV</b>	URTx_RTS output inverse enable. When URTx_EN is disabled and the RTS output is set by URTx_RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT2_CTS_INV</b>	URTx_CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT2_RTS_EN</b>	UART RTS hardware flow control enable. When enables, URTx_RTS signal will output high if RX buffer is full. It will change URTx_RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT2_CTS_EN</b>	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URTx_RTS signal high. It will automatically transmit next data when URTx_RTS change to low. 0 = Disable 1 = Enable	0x00

### 1.21.24. URT2 mute control register

<b>URT2_MUTE</b>	<b>URT2 mute control register</b>
Offset Address :	0x5C
Reset Value :	0x00010100

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT2_MUTE_AEX2	URT2_MUTE_AEX1	URT2_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT2_MUTE_AEN1	URT2_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT2_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	<b>URT2_MUTE_AEX2</b>	UART auto exit mute mode and receive data by idle line detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
17	rw	<b>URT2_MUTE_AEX1</b>	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	<b>URT2_MUTE_AEX0</b>	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	<b>URT2_MUTE_AEN1</b>	UART mute mode auto enter by idle line detection enable bit.	0x00

			When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	
8	rw	URT2_MUTE_AENO	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT2_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.21.25. URT2 Register Map

URT2 Register Map

Register Number = 24

0	URT2_RHF	0	URT2_IEA	0	Reserved	0	URT2_BUSYF	0	URT2_EN	0	URT2_RXD_SIZE	0	URT2_BK_TX	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	----------	---	----------	---	----------	---	------------	---	---------	---	---------------	---	------------	---	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MG32F02A Register Definitions (2022\_1109) Page-324

MG32F02A Register Definitions (2022\_1109) Page-325

## 1.22. URT3 Control Registers

<b>URT3 Control</b>	<b>(URT3) UART Control Module-3</b>
Base Address :	<b>0x52030000</b>

### 1.22.1. URT3 status register 1

URT3_STA		URT3 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT3_CALTMOF	URT3_BKTMOF	URT3_IDTMOF	URT3_RXTMOF	Reserved	Reserved	URT3_TXEF
23	22	21	20	19	18	17	16
URT3_ROVRF	URT3_NCEF	URT3_FEF	URT3_PEF	Reserved	URT3_CTSF	URT3_IDLF	URT3_BKF
15	14	13	12	11	10	9	8
Reserved	Reserved	URT3_CALCF	URT3_TMOF	URT3_BRTF	URT3_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT3_TXF	URT3_RXF	URT3_RXDF	URT3_LSF	URT3_ERRF	URT3_TCF	URT3_UGF	URT3_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT3_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT3_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT3_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT3_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26..25	-	Reserved	Reserved	0x00
24	rw	URT3_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT3_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT3_NCEF	UART receive noised character error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	URT3_FEF	UART frame error flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
20	rw	URT3_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	Reserved	Reserved	0x00
18	rw	URT3_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT3_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT3_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	rw	URT3_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT3_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT3_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT3_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT3_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT3_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT3_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	<b>URT3_LSF</b>	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>URT3_ERRF</b>	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>URT3_TCF</b>	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>URT3_UGF</b>	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	<b>URT3_RHF</b>	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.22.2. URT3 interrupt enable register

<b>URT3_INT</b>	<b>URT3 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT3_CALTMO_IE	URT3_BKTMO_IE	URT3_IDTMO_IE	URT3_RXTMO_IE	Reserved	Reserved	URT3_TXE_IE
23	22	21	20	19	18	17	16
URT3_ROVR_IE	URT3_NCE_IE	URT3_FE_IE	URT3_PE_IE	Reserved	URT3_CTS_IE	URT3_IDL_IE	URT3_BK_IE
15	14	13	12	11	10	9	8
Reserved	Reserved	URT3_CALC_IE	URT3_TMO_IE	URT3_BRT_IE	URT3_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT3_TX_IE	URT3_RX_IE	Reserved	URT3_LS_IE	URT3_ERR_IE	URT3_TC_IE	URT3_UG_IE	URT3 IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>URT3_CALTMO_IE</b>	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	<b>URT3_BKTMO_IE</b>	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	<b>URT3_IDTMO_IE</b>	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	<b>URT3_RXTMO_IE</b>	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26..25	-	Reserved	Reserved	0x00



24	rw	<a href="#">URT3_TXE_IE</a>	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	<a href="#">URT3_ROVR_IE</a>	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	<a href="#">URT3_NCE_IE</a>	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	<a href="#">URT3_FE_IE</a>	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	<a href="#">URT3_PE_IE</a>	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	<a href="#">Reserved</a>	Reserved	0x00
18	rw	<a href="#">URT3_CTS_IE</a>	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<a href="#">URT3_IDL_IE</a>	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	<a href="#">URT3_BK_IE</a>	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15	-	<a href="#">Reserved</a>	Reserved	0x00
14	-	<a href="#">Reserved</a>	Reserved	0x00
13	rw	<a href="#">URT3_CALC_IE</a>	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	<a href="#">URT3_TMO_IE</a>	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
11	rw	<a href="#">URT3_BRT_IE</a>	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	<a href="#">URT3_SADR_IE</a>	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	<a href="#">Reserved</a>	Reserved	0x00
8	-	<a href="#">Reserved</a>	Reserved	0x00
7	rw	<a href="#">URT3_TX_IE</a>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<a href="#">URT3_RX_IE</a>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	<a href="#">Reserved</a>	Reserved	0x00
4	rw	<a href="#">URT3_LS_IE</a>	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	<a href="#">URT3_ERR_IE</a>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<a href="#">URT3_TC_IE</a>	UART transmission complete interrupt enable. (set by	0x00

			hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	
1	rw	<b>URT3_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT3_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.22.3. URT3 clock source register

<b>URT3_CLK</b>	<b>URT3 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT3_CKO_LCK	URT3_CKO_STA	URT3_BRO_LCK	URT3_BRO_STA	URT3_BR_MDS	URT3_BR_EN	
23	22	21	20	19	18	17	16
Reserved	URT3_TX_CKS[1:0]	Reserved	Reserved	Reserved	URT3_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	URT3_CLK_CKS	URT3_CLK_EN	URT3_CK_SEL[2:0]	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	<b>URT3_CKO_LCK</b>	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
28	rw	<b>URT3_CKO_STA</b>	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	<b>URT3_BRO_LCK</b>	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	<b>URT3_BRO_STA</b>	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>URT3_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT3_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00

23..22	-	Reserved	Reserved	0x00
21..20	rw	URT3_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT3_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URT <sub>x</sub> _INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	URT3_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URT <sub>x</sub> _OUT from clock output divider 1 = SC : CK_URT <sub>x</sub> _SC from clock input prescaler	0x00
4	rw	URT3_CLK_EN	URT <sub>x</sub> _CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT3_CK_SEL	UART internal clock CK_UART source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = Reserved (PROC) 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = Reserved (PROC)	0x00
0	-	Reserved	Reserved	0x00

#### 1.22.4. URT3 status register 2

<b>URT3_STA2</b>	<b>URT3 status register 2</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT3_TX_LVL[2:0]			Reserved	URT3_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT3_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT3_IR_BUSYF	URT3_BKBF	URT3_NCF	Reserved	Reserved	URT3_ADR	URT3_PAR	URT3_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT3_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT3_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00

13	-	Reserved	Reserved	0x00
12	r	URT3_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT3_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT3_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT3_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT3_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT3_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT3_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.22.5. URT3 control register 0

<b>URT3_CR0</b>	<b>URT3 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT3_DMA_TXEN	URT3_DMA_RXEN	URT3_DDTX_EN	Reserved				Reserved
23	22	21	20	19	18	17	16
URT3_LBM_EN	URT3_NCHAR_DIS	URT3_NCHAR_HE	URT3_IDL_MDS	Reserved		URT3_RX_TH[1:0]	
15	14	13	12	11	10	9	8
URT3_DE_GT[1:0]		URT3_DE_INV	URT3_DE_EN	URT3_TX_INV	URT3_RX_INV	Reserved	URT3_IO_SWP
7	6	5	4	3	2	1	0
URT3_GSA_EN	URT3_MDS[2:0]			URT3_DAT_LINE	URT3_HDX_EN	URT3_OS_MDS	URT3_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT3_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT3_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT3_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00

28..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT3_LBM_EN	UART Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT3_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT3_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT3_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty. 0 = No (No operation) 1 = Load (Force to load shadow buffer)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT3_RX_TH	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URTx_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	URT3_DE_GT	URTx_DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	URT3_DE_INV	URTx_DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	URT3_DE_EN	URTx_DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	URT3_TX_INV	URTx_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	URT3_RX_INV	URTx_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	URT3_IO_SWP	URTx_RX/URTx_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	URT3_GSA_EN	UART multi-processor global slave address enable.	0x00

6..4	rw	<b>URT3_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URTx_MUTE_AEN0 and URTx_MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT3_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URTx_RX , URTx_TX 1 = 1 : 1-line Bidirectional ~URTx_TX only.	0x00
2	rw	<b>URT3_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URTx_RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT3_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT3_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.22.6. URT3 control register 1

<b>URT3_CR1</b>	<b>URT3 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400F40

31	30	29	28	27	26	25	24
Reserved			URT3_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT3_TXSTP_LEN[1:0]		URT3_TXMSB_EN	URT3_TXPAR_STK	URT3_TXPAR_POL	URT3_TXPAR_EN	URT3_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT3_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT3_RXSTP_LEN[1:0]		URT3_RXMSB_EN	URT3_RXPAR_STK	URT3_RXPAR_POL	URT3_RXPAR_EN	URT3_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	<b>URT3_TXOS_NUM</b>	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	<b>URT3_TXSTP_LEN</b>	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit (Reserved) 0x1 = 1bit 0x2 = 1.5bit (Reserved) 0x3 = 2bit	0x01
21	rw	<b>URT3_TXMSB_EN</b>	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	<b>URT3_TXPAR_STK</b>	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	<b>URT3_TXPAR_POL</b>	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods.	0x00

			0x0 = Even 0x1 = Odd	
18	rw	URT3_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT3_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT3_RXOS_NUM	UART RX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT3_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
5	rw	URT3_RXMSB_EN	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	URT3_RXPAR_STK	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	URT3_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	URT3_RXPAR_EN	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	URT3_RXDSIZE	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.22.7. URT3 control register 2

<b>URT3_CR2</b>	<b>URT3 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	URT3_NSS_SWEN	URT3_NSS_INV	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT3_NSS_SWO	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0

Reserved		URT3_TX_HALT	URT3_TX_EN	URT3_RX_EN	URT3_ADR_TX	URT3_BK_TX
Bit	Attr	Bit Name	Description			Reset
31..30	-	Reserved	Reserved			0x00
29..28	-	Reserved	Reserved			0x00
27	-	Reserved	Reserved			0x00
26	rw	URT3_NSS_SWEN	UART NSS signal output use software control bit enable. 0 = Disable 1 = Enable			0x00
25	rw	URT3_NSS_INV	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable			0x00
24	-	Reserved	Reserved			0x00
23..18	-	Reserved	Reserved			0x00
17	-	Reserved	Reserved			0x00
16	rw	URT3_NSS_SWO	UART NSS signal software output control bit when URTx_NSS_SWEN is disable.			0x00
15..8	-	Reserved	Reserved			0x00
7..5	-	Reserved	Reserved			0x00
4	rw	URT3_TX_HALT	UART transmitter halt enable. 0 = Disable 1 = Enable			0x00
3	rw	URT3_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable			0x00
2	rw	URT3_RX_EN	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable			0x00
1	rw	URT3_ADR_TX	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address			0x00
0	rw	URT3_BK_TX	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break			0x00

### 1.22.8. URT3 control register 3

URT3_CR3		URT3 control register 3					
Offset Address :		0x1C	Reset Value :		0x00000A00		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT3_TXGT_LEN[7:0]							
15	14	13	12	11	10	9	8
URT3_DET_IDL[7:0]							
7	6	5	4	3	2	1	0
Reserved			URT3_DET_BK	Reserved	URT3_CPHA	URT3_CPOL	Reserved



Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT3_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART,SYNC,ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT3_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT3_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT3_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT3_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.22.9. URT3 control register 4

<b>URT3_CR4</b>	<b>URT3 control register 4</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT3_TNUM[2:0]			Reserved	URT3_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT3_TDAT_CLR	URT3_RDAT_CLR	URT3_TDAT_INV	URT3_RDAT_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT3_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT3_RNUM	UART received data byte number when data shadow buffer last transfer to URT <sub>x</sub> _RDAT register. Firmware can write an initial	0x00

			value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	
7	w	<b>URT3_TDAT_CLR</b>	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	<b>URT3_RDAT_CLR</b>	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	<b>URT3_TDAT_INV</b>	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT3_RDAT_INV</b>	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

### 1.22.10. URT3 baud-rate clock counter reload register

<b>URT3_RLR</b>	<b>URT3 baud-rate clock counter reload register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT3_PSR[3:0]</b>			
7	6	5	4	3	2	1	0
<b>URT3_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>URT3_PSR</b>	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	<b>URT3_RLR</b>	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.22.11. URT3 baud-rate clock counter register

<b>URT3_CNT</b>	<b>URT3 baud-rate clock counter register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT3_PSC[3:0]			
7	6	5	4	3	2	1	0
URT3_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	r	URT3_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT3_CNT	UART baud-rate clock counter value register.	0x00

### 1.22.12. URT3 RX data capture register

<b>URT3_RCAP</b>	<b>URT3 RX data capture register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT3_RCAP_ADR	URT3_RCAP_PAR	URT3_RCAP_STP
7	6	5	4	3	2	1	0
URT3_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT3_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT3_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT3_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT3_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode.	0x00

### 1.22.13. URT3 RX data register

<b>URT3_RDAT</b>	<b>URT3 RX data register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT3_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT3_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT3_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT3_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT3_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

## 1.22.14. URT3 TX data register

URT3_TDAT	URT3 TX data register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT3_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT3_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT3_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT3_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT3_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

## 1.22.15. URT3 TX data 3-byte register

URT3_TDAT3	URT3 TX data 3-byte register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT3_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT3_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT3_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT3_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x000000

## 1.22.16. URT3 data shift buffer register

URT3_SBUF	URT3 data shift buffer register
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT3_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT3_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT3_TSBUF	UART TX data shift buffer register.	0x00

7..0	r	URT3_RSBUF	UART RX data shift buffer register.	0x00
------	---	------------	-------------------------------------	------

## 1.22.17. URT3 timeout control register

URT3_TMOUT	URT3 timeout control register
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT3_CALTMO_TH[3:0]				URT3_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT3_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT3_TMO_LCK	URT3_TMO_STA	Reserved			URT3_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT3_CALTMO_EN	URT3_BKTMO_EN	URT3_RXTMO_EN	URT3_IDTMO_EN	URT3_TMO_MDS[1:0]		URT3_TMO_RST	URT3_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT3_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*0X10 and value 0 indicates counter overflow value 0xFF. When calibration has finished, the TMO counter value will be copied to update the URTx_RLR for new baud-rate setting of BRO timer. If calibration timeout is happened, the URTx_RLR does not change and keep the old baud-rate setting for BRO timer.	0x00
27..24	rw	URT3_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT3_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT3_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT3_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT3_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock) 0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	0x00
7	rw	URT3_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not	0x00

			update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	
6	rw	URT3_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT3_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT3_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT3_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART (UART timeout timer) 0x1 = General (general timer)	0x00
1	rw	URT3_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT3_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.22.18. URT3 timeout control register 2

<b>URT3_TMOUT2</b>	<b>URT3 timeout control register 2</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT3_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT3_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT3_IDTMO_TH[15:8]							
7	6	5	4	3	2	1	0
URT3_IDTMO_TH[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	URT3_TMO_CNT	UART timeout counter value.	0x0000
15..0	rw	URT3_IDTMO_TH	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.22.19. URT3 SmartCard control register

URT3_SC	URT3 SmartCard control register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT3_RXE_NUM[2:0]			Reserved	URT3_TXE_NUM[2:0]		
7	6	5	4	3	2	1	0
Reserved			URT3_RXE_LEN	URT3_TXE_MDS[1:0]		URT3_RXE_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	URT3_RXE_NUM	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT3_TXE_NUM	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT3_RXE_LEN	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	URT3_TXE_MDS	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	URT3_RXE_MDS	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM 0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	0x00

### 1.22.20. URT3 slave address detect register

URT3_SADR	URT3 slave address detect register
Offset Address :	0x4C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
URT3_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT3_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT3_SA_MSK	UART multi-processor slave address mask register. URT <sub>x</sub> _SA_RX register is combined with URT <sub>x</sub> _SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URT <sub>x</sub> _SA_MSK functions as the 'mask' register for URT <sub>x</sub> _SA_RX register. The slave address is created by taking the logical OR of URT <sub>x</sub> _SA_RX and URT <sub>x</sub> _SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT3_SA_RX	UART multi-processor mode received slave address. When URT <sub>x</sub> _MDS select multi-processor mode and URT <sub>x</sub> _SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URT <sub>x</sub> _RCAP register.	0x00

### 1.22.21. URT3 calibration control register

<b>URT3_CAL</b>	<b>URT3 calibration control register</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT3_CALC_HE	Reserved			URT3_CAL_MDS[1:0]		URT3_CAL_AUTO	URT3_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	URT3_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6..4	-	Reserved	Reserved	0x00
3..2	rw	URT3_CAL_MDS	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	URT3_CAL_AUTO	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URT <sub>x</sub> _CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	URT3_CAL_EN	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by	0x00



		hardware) 0 = Disable 1 = Enable	
--	--	--	--

## 1.22.22. URT3 IrDA control register

URT3_IRDA	URT3 IrDA control register		
Offset Address :	0x54	Reset Value :	0x00000300

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT3_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						Reserved	URT3_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	URT3_IR_PW	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	URT3_IR_EN	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

## 1.22.23. URT3 hardware flow control register

URT3_HFC	URT3 hardware flow control register		
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT3_RTS_OUT	URT3_RTS_INV	URT3_CTS_INV	URT3_RTS_EN	URT3_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT3_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

3	rw	<b>URT3_RTS_INV</b>	URTx_RTS output inverse enable. When URTx_EN is disabled and the RTS output is set by URTx_RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT3_CTS_INV</b>	URTx_CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT3_RTS_EN</b>	UART RTS hardware flow control enable. When enables, URTx_RTS signal will output high if RX buffer is full. It will change URTx_RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT3_CTS_EN</b>	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URTx_RTS signal high. It will automatically transmit next data when URTx_RTS change to low. 0 = Disable 1 = Enable	0x00

### 1.22.24. URT3 mute control register

<b>URT3_MUTE</b>	<b>URT3 mute control register</b>
Offset Address :	0x5C
Reset Value :	0x00010100

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT3_MUTE_AEX2	URT3_MUTE_AEX1	URT3_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT3_MUTE_AEN1	URT3_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT3_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	<b>URT3_MUTE_AEX2</b>	UART auto exit mute mode and receive data by idle line detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
17	rw	<b>URT3_MUTE_AEX1</b>	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	<b>URT3_MUTE_AEX0</b>	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	<b>URT3_MUTE_AEN1</b>	UART mute mode auto enter by idle line detection enable bit.	0x00

			When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	
8	rw	URT3_MUTE_AENO	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT3_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.22.25. URT3 Register Map

URT3 Register Map

Register Number = 24

0	URT3_RHF	0	URT3_IEA	0	Reserved	0	URT3_BUSYF	0	URT3_EN	0	URT3_RXD_SIZE	0	URT3_BK_TX	0	Reserved	0
1	URT3_UGF	0	URT3_UG_IE	0		0	URT3_PAR	0	URT3_OS_MDS	0	URT3_AD[1:0]	0	URT3_AD_TX	0	URT3_CPOL	0
2	URT3_TCF	0	URT3_TC_IE	0	URT3_CK_SEL[2:0]	0	URT3_ADR	0	URT3_HDX_EN	0	URT3_RXPAR_EN	0	URT3_RX_EN	0	URT3_CPHA	0
3	URT3_ERRF	0	URT3_ERR_IE	0		0	URT3_DAT_LINE	0	URT3_RXPAR_POL	0	URT3_RXPAR_POL	0	URT3_TX_EN	0	Reserved	0
4	URT3_LSF	0	URT3_LS_IE	0	URT3_CLK_EN	0	Reserved	0	URT3_RXPAR_STK	0	URT3_RXPAR_STK	0	URT3_TX_HALT	0	URT3_DET_BK	0
5	URT3_RXDF	0	Reserved	0	URT3_CLK_CKS	0	URT3_NCF	0	URT3_RXMSB_EN	0	URT3_RXSTP_LEN	0	Reserved	0	Reserved	0
6	URT3_RXF	0	URT3_RX_IE	0	Reserved	0	URT3_BKBF	0	URT3_GSA_EN	0	URT3_RXSTP_LEN	1	Reserved	0	Reserved	0
7	URT3_TXF	0	URT3_TX_IE	0	Reserved	0	URT3_IR_BUSYF	0	URT3_GSA_EN	0	URT3_RXSTP_LEN	0	Reserved	0	Reserved	0
8	Reserved	0	Reserved	0		0	URT3_IO_SWP	0	URT3_DE_INV	0	Reserved	0	Reserved	0	URT3_DET_IDL[7:0]	0
9	Reserved	0	Reserved	0		0	Reserved	0	Reserved	0	URT3_RXOS_NUM[4:0]	1	Reserved	0		0
10	URT3_SADRF	0	URT3_SADR_IE	0		0	Reserved	0	URT3_RX_INV	0	URT3_RXOS_NUM[4:0]	1	Reserved	0		0
11	URT3_BRIF	0	URT3_BRT_IE	0	Reserved	0	URT3_TX_INV	0	URT3_DE_INV	0	URT3_TXOS_NUM[4:0]	1	Reserved	0		0
12	URT3_TMOF	0	URT3_TMO_IE	0	Reserved	0	URT3_CTS	0	URT3_DE_INV	0	URT3_TXOS_NUM[4:0]	0	Reserved	0	0	0
13	URT3_CALCF	0	URT3_CALC_IE	0		0	Reserved	0	URT3_DE_INV	0	Reserved	0	Reserved	0	0	0
14	Reserved	0	Reserved	0		0	Reserved	0	URT3_DE_INV	0	Reserved	0	Reserved	0	0	0
15	Reserved	0	Reserved	0		0	Reserved	0	URT3_DE_INV	0	Reserved	0	Reserved	0	0	0
16	URT3_BKF	0	URT3_BK_IE	0	URT3_RX_CKS[1:0]	0		0	URT3_RX_TH[1:0]	0	URT3_TXD_SIZE[1:0]	0	URT3_NSS_SWO	0	URT3_TXGT_LEN[7:0]	0
17	URT3_IDLF	0	URT3_IDL_IE	0		0		0	Reserved	0	URT3_TXPAR_EN	0	Reserved	0		0
18	URT3_CTSF	0	URT3_CTS_IE	0	Reserved	0		0	Reserved	0	URT3_TXPAR_POL	0	Reserved	0		0
19	Reserved	0	Reserved	0		0		0	Reserved	0	URT3_TXPAR_STK	0	Reserved	0		0
20	URT3_PEF	0	URT3_PE_IE	0	URT3_TX_CKS[1:0]	0		0	URT3_IDL_MDS	0	URT3_TXPAR_STK	0	Reserved	0	0	0
21	URT3_FEF	0	URT3_FE_IE	0		0		0	URT3_NCHAR_HE	0	URT3_TXMSB_EN	0	Reserved	0	0	0
22	URT3_NCEF	0	URT3_NCE_IE	0	Reserved	0		0	URT3_NCHAR_DIS	0	URT3_TXSTP_LEN	1	Reserved	0	0	0
23	URT3_ROVRF	0	URT3_ROVR_IE	0		0		0	URT3_LBM_EN	0	URT3_TXSTP_LEN	0	Reserved	0	0	0
24	URT3_TXEF	0	URT3_TXE_IE	0	URT3_BR_EN	0		0	Reserved	0		1	Reserved	0	0	0
25	Reserved	0		0	URT3_BR_MDS	0	URT3_RX_LVL[2:0]	0		0	URT3_TXOS_NUM[4:0]	1	URT3_NSS_INV	0	0	0
26		0	Reserved	0	URT3_BRO_STA	0	Reserved	0		0	URT3_NSS_SWEN	0	Reserved	0	0	0
27	URT3_RXTMOF	0	URT3_RXTMO_IE	0	URT3_BRO_LCK	0		0		0	URT3_TXOS_NUM[4:0]	1	Reserved	0	0	0
28	URT3_IDTMOF	0	URT3_IDTMO_IE	0	URT3_CKO_STA	0		0		0		0	Reserved	0	Reserved	0
29	URT3_BKTMOF	0	URT3_BKTMO_IE	0	URT3_CKO_LCK	0	URT3_TX_LVL[2:0]	0	URT3_DDTX_EN	0		0	Reserved	0	Reserved	0
30	URT3_CALTMOF	0	URT3_CALTMO_IE	0	Reserved	0	Reserved	0	URT3_DMA_RXEN	0	Reserved	0	Reserved	0	Reserved	0
31	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT3_DMA_TXEN	0	Reserved	0	Reserved	0	Reserved	0
Offset	0x00	Reset	0x04	Reset	0x08	Reset	0x0C	Reset	0x10	Reset	0x14	Reset	0x18	Reset	0x1C	Reset
Register	URT3_STA		URT3_INT		URT3_CLK		URT3_STA2		URT3_CR0		URT3_CR1		URT3_CR2		URT3_CR3	

MG32F02A Register Definitions (2022\_1109) Page-349

URT3_IDTMO_TH [15:0]	0																URT3_RXE_MDS [1:0]				0				URT3_TXE_MDS [1:0]				0				URT3_RXE_LEN				0				Reserved				0				URT3_TXE_NUM [2:0]				0				Reserved				0				URT3_RXE_NUM [2:0]				0				Reserved				0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	0																Reserved				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0				0			

## 1.23. SPI0 Control Registers

<b>SPI0 Control</b>	<b>(SPI0) SPI Control Module-0</b>
Base Address :	<b>0x53000000</b>

## 1.23.1. SPI0 status register

SPI0_STA		SPI0 status register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved					SPI0_RNUM[2:0]		
23	22	21	20	19	18	17	16
Reserved	SPI0_TX_LVL[2:0]				Reserved	SPI0_RX_LVL[2:0]	
15	14	13	12	11	10	9	8
Reserved		Reserved	Reserved	SPI0_TUDRF	SPI0_ROVRF	SPI0_WEF	SPI0_MODF
7	6	5	4	3	2	1	0
SPI0_TXF	SPI0_RXF	SPI0_RXDF	SPI0_TCF	SPI0_IDLF	Reserved		SPI0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26..24	rw	SPI0_RNUM	SPI received data byte number when data shadow buffer last transfer to SPI0_RDAT register. Firmware can write an initial value for received byte number comparison. See more information in SPI0_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23	-	Reserved	Reserved	0x00
22..20	r	SPI0_TX_LVL	SPI data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
19	-	Reserved	Reserved	0x00
18..16	r	SPI0_RX_LVL	SPI data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
15..14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	SPI0_TUDRF	SPI slave mode transmit underrun flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	SPI0_ROVRF	SPI receive overrun flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	SPI0_WEF	SPI slave mode write error flag. It will assert an error when master stop read by setting high on NSS signal before a	0x00

			complete data transaction. The bit size of a data transaction is defined in SPI0_DSIZE. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
8	rw	<b>SPI0_MODF</b>	SPI mode detect fault flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	<b>SPI0_TXF</b>	SPI transmit data register empty flag (set by hardware and clear by hardware or software writing 1). When transmitted shadow buffer is empty and the data register SPI0_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when SPI0_TDAT is written or this flag set to 1 by software. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	<b>SPI0_RXF</b>	SPI receive data register not empty. (set by hardware and clear by hardware or software writing 1). When received shadow buffer level SPI0_RX_LVL is greater than or equal to the data buffer threshold SPI0_RX_TH setting, this flag is set and the shadow buffer content copy to data register SPI0_RDAT. This bit is cleared when SPI0_RDAT is read or this flag set to 1 by software. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	<b>SPI0_RXDF</b>	SPI received data byte number is different from previous received data byte number for SPI0_RDAT register. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	<b>SPI0_TCF</b>	SPI transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>SPI0_IDLF</b>	SPI slave mode NSS idle detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	r	<b>SPI0_BUSYF</b>	SPI data transfer busy flag.	0x00

### 1.23.2. SPI0 interrupt enable register

<b>SPI0_INT</b>	<b>SPI0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		Reserved	Reserved	<b>SPI0_TUDR_IE</b>	<b>SPI0_ROVR_IE</b>	<b>SPI0_WE_IE</b>	<b>SPI0_MODF_IE</b>
7	6	5	4	3	2	1	0
<b>SPI0_TX_IE</b>	<b>SPI0_RX_IE</b>	Reserved	<b>SPI0_TC_IE</b>	<b>SPI0_IDL_IE</b>	Reserved		<b>SPI0_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00



13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	SPI0_TUDR_IE	SPI TX buffer transmit underrun interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	SPI0_ROVR_IE	SPI RX buffer receive overrun interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	SPI0_WE_IE	SPI slave mode write error interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	SPI0_MODF_IE	SPI mode detect fault interrupt enable. 0 = Disable 1 = Enable	0x00
7	rw	SPI0_TX_IE	SPI TX buffer underflow the threshold SPI0_TX_TH Interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	SPI0_RX_IE	SPI Receive data register not empty interrupt enable. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	rw	SPI0_TC_IE	SPI transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
3	rw	SPI0_IDL_IE	SPI slave mode NSS idle detect interrupt enable. (set by hardware and clear by software writing 1) 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	SPI0_IEA	SPI interrupt all enable. When disables, the SPI0 global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.23.3. SPI0 clock source register

<b>SPI0_CLK</b>	<b>SPI0 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		SPI0_CK_PDIV[1:0]		Reserved	SPI0_CK_PSC[2:0]		
7	6	5	4	3	2	1	0
Reserved		SPI0_CK_DIV[1:0]		SPI0_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..12	rw	SPI0_CK_PDIV	SPI process clock CK_SPI0_PR input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11	-	Reserved	Reserved	0x00

10..8	rw	<b>SPI0_CK_PSC</b>	SPI internal clock CK_SPI0_INT prescaler. The value range 0~7 is indicated divider 1~8.	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>SPI0_CK_DIV</b>	SPI internal clock CK_SPI0_INT input divider. 0x0 = DIV2 : divided by 2 0x1 = DIV4 : divided by 4 0x2 = DIV8 : divided by 8 0x3 = DIV16 : divided by 16	0x00
3..2	rw	<b>SPI0_CK_SEL</b>	SPI internal clock CK_SPI0 source select. 0x0 = PROC : CK_SPI0_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.23.4. SPI0 control register 0

<b>SPI0_CR0</b>	<b>SPI0 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>SPI0_DMA_TXEN</b>	<b>SPI0_DMA_RXEN</b>	<b>Reserved</b>					
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>SPI0_LBM_EN</b>	<b>Reserved</b>	<b>Reserved</b>	
15	14	13	12	11	10	9	8
<b>SPI0_MODF_SEL</b>	<b>SPI0_NSS_PEN</b>	<b>SPI0_NSSI_INV</b>	<b>SPI0_NSSO_INV</b>	<b>SPI0_NSS_SWEN</b>	<b>SPI0_NSSI_SEL</b>	<b>SPI0_NSSI_EN</b>	<b>SPI0_NSSO_EN</b>
7	6	5	4	3	2	1	0
<b>SPI0_IO_SWP</b>	<b>Reserved</b>	<b>SPI0_MDS[1:0]</b>		<b>SPI0_LSB_EN</b>	<b>SPI0_CPHA</b>	<b>SPI0_CPOL</b>	<b>SPI0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>SPI0_DMA_TXEN</b>	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	<b>SPI0_DMA_RXEN</b>	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29..24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>SPI0_LBM_EN</b>	Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(SPI0_MISO or SPI0_MOSI). 0 = Disable 1 = Enable	0x00
18	-	<b>Reserved</b>	Reserved	0x00
17..16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>SPI0_MODF_SEL</b>	SPI function select when master mode fault detect. 0 = SPI disable 1 = Switch to slave	0x00
14	rw	<b>SPI0_NSS_PEN</b>	SPI single master mode NSS pulse enable. When enables, NSS will be automatically active after data register write access and inactive after TCF is asserted. 0 = Disable 1 = Enable	0x00
13	rw	<b>SPI0_NSSI_INV</b>	SPI NSS input signal inverse enable. 0 = Disable 1 = Enable	0x00
12	rw	<b>SPI0_NSSO_INV</b>	SPI NSS output signal inverse enable. The hardware NSS output default is low active level.	0x00

			0 = Disable 1 = Enable	
11	rw	<b>SPI0_NSS_SWEN</b>	SPI NSS signal input/output use software control bit enable. When enables, the NSS output is coming from SPI0_NSS_SWO register setting and SPI NSS input is coming from the SPI0_NSS_SWI register setting. 0 = Disable 1 = Enable	0x00
10	rw	<b>SPI0_NSSI_SEL</b>	SPI pin select for NSS input signal. The signal is also using for master mode change/fault detection. When master mode supports both NSS signal output and mode fault detection, this bit must set 1. Then SPI0_NSS use as master NSS output signal and SPI0_NSSI as NSS input signal for mode fault detect. 0 = NSS (SPI0_NSS pin) 1 = NSSI (SPI0_NSSI pin)	0x00
9	rw	<b>SPI0_NSSI_EN</b>	SPI_NSS signal input function enable. The input signal is also using for master mode change/fault detection. 0 = Disable 1 = Enable	0x00
8	rw	<b>SPI0_NSSO_EN</b>	SPI_NSS signal output function enable. 0 = Disable 1 = Enable	0x00
7	rw	<b>SPI0_IO_SWP</b>	SPI I/O SPI_MOSI, SPI_MISO signals swap enable. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>SPI0_MDS</b>	SPI operation mode select. 0x0 = Slave 0x1 = Master 0x2 = Reserved 0x3 = Reserved	0x00
3	rw	<b>SPI0_LSB_EN</b>	SPI data order Lsb first enable. When disables , the Msb bit will be the first bit. 0 = Disable 1 = Enable	0x00
2	rw	<b>SPI0_CPHA</b>	SPI clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	<b>SPI0_CPOL</b>	SPI clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	rw	<b>SPI0_EN</b>	SPI function enable bit. 0 = Disable 1 = Enable	0x00

### 1.23.5. SPI0 control register 1

<b>SPI0_CR1</b>	<b>SPI0 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved						Reserved	
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved		Reserved	
15	14	13	12	11	10	9	8
Reserved		Reserved		Reserved			
7	6	5	4	3	2	1	0

Reserved			SPI0_TDAT_CLR	SPI0_RDAT_CLR
Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	-	Reserved	Reserved	0x00
11..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1	w	SPI0_TDAT_CLR	SPI transmitted data clear enable. When enables, the transmitted data buffer will be flushed. Also SPI0_TXF flag is set and SPI0_TX_LVL is cleared. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	w	SPI0_RDAT_CLR	SPI received data clear enable. When enables, the received data buffer will be flushed. Also SPI0_RXF flag and SPI0_RX_LVL is cleared. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.23.6. SPI0 control register 2

SPI0_CR2		SPI0 control register 2					
Offset Address :		0x18		Reset Value :		0x01000100	
31	30	29	28	27	26	25	24
Reserved	SPI0_CKO_MUX[2:0]			Reserved		SPI0_NSS_SWI	SPI0_NSS_SWO
23	22	21	20	19	18	17	16
Reserved			SPI0_DSIZE[4:0]				
15	14	13	12	11	10	9	8
Reserved		Reserved		Reserved		SPI0_RX_TH[1:0]	
7	6	5	4	3	2	1	0
SPI0_TX_DIS	SPI0_DAT_LINE[2:0]			SPI0_COPY_EN	SPI0_BDIR_OE	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	rw	SPI0_CKO_MUX	SPI0_CLK output signal select. 0x0 = SPI : SPI clock 0x1 = WE : EMB MWE signal 0x2 = OE : EMB MOE signal 0x3 = TM10 : TM10_CKO 0x4 = TM16 : TM16_CKO 0x5 = TM20 : TM20_CKO	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	SPI0_NSS_SWI	SPI NSS signal input control and status bit. When SPI0_NSS_SWEN is disabled, this bit is used as NSS signal input status bit . When SPI0_NSS_SWEN is enabled, this bit is used as software input control bit.	0x00
24	rw	SPI0_NSS_SWO	SPI NSS signal software output control bit when SPI0_NSS_SWEN is enable. This bit is no effect for register read or write when SPI0_NSS_SWEN is disable.	0x01
23..21	-	Reserved	Reserved	0x00
20..16	rw	SPI0_DSIZE	SPI transfer data frame bit size from 4-bit to 32-bit. Write 0 indicate actual counter length value 32 and 4 indicate actual	0x00

			counter length value 4.	
15..14	-	Reserved	Reserved	0x00
13..12	-	Reserved	Reserved	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	SPI0_RX_TH	SPI received data buffer high threshold for slave mode. This register is no effect for register written if SPI0_DMA_RXEN is enabled. 0x0 = 1-byte 0x1 = 2-byte (default) 0x2 = 3-byte 0x3 = 4-byte	0x01
7	rw	SPI0_TX_DIS	SPI data line output disable. When disables, the data line(s) is/are changed to Hi-Z/GPIO data latch state. 0 = Enable 1 = Disable	0x00
6..4	rw	SPI0_DAT_LINE	SPI0 data line number select. The '2-lines Bidirectional' is only support for master mode. 0x0 = SPI : 2-lines separated~ standard SPI mode) 0x1 = 1 : 1-line Bidirectional~ SPI0_MOSI 0x2 = 2 : 2-lines Bidirectional~ SPI0_D0(MOSI), SPI0_D1(MISO) 0x3 = 4 : 4-lines Bidirectional~ SPI0_D0 ~ SPI0_D3 0x4 = Reserved 0x5 = 8 : 8-lines Bidirectional~ SPI0_D0 ~ SPI0_D7	0x00
3	rw	SPI0_COPY_EN	SPI data transfer copy mode enable. When enables, the data are the same on all data lines for 2/4 line mode. 0 = Disable 1 = Enable	0x00
2	rw	SPI0_BDIR_OE	SPI data line Bidirectional output enable. When disables, the data line(s) is/are changed to input state only. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.23.7. SPI0 data receive register

<b>SPI0_RDAT</b>	<b>SPI0 data receive register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
SPI0_RDAT[31:24]							
23	22	21	20	19	18	17	16
SPI0_RDAT[23:16]							
15	14	13	12	11	10	9	8
SPI0_RDAT[15:8]							
7	6	5	4	3	2	1	0
SPI0_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	SPI0_RDAT	SPI received data register. Read this register will clear the SPI0_RXF if the received data buffer level SPI0_RX_LVL is smaller than the data buffer threshold SPI0_RX_TH setting.	0x00000000

### 1.23.8. SPI0 data transmit register

<b>SPI0_TDAT</b>	<b>SPI0 data transmit register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

SPI0_TDAT[31:24]							
23	22	21	20	19	18	17	16
SPI0_TDAT[23:16]							
15	14	13	12	11	10	9	8
SPI0_TDAT[15:8]							
7	6	5	4	3	2	1	0
SPI0_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	SPI0_TDAT	SPI transmitted data register. Write this register will clear the SPI0_TXF if the transmitted data buffer level SPI0_TX_LVL is greater than the data buffer threshold SPI0_TX_TH setting.	0x00000000

### 1.23.9. SPI0 TX data 3-byte register

<b>SPI0_TDAT3</b>	<b>SPI0 TX data 3-byte register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
SPI0_TDAT3[23:16]							
15	14	13	12	11	10	9	8
SPI0_TDAT3[15:8]							
7	6	5	4	3	2	1	0
SPI0_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	SPI0_TDAT3	SPI transmitted data register for 3-byte data write only. Write this register will clear the SPI0_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

## 1.23.10. SPI0 Register Map

SPI0 Register Map

Register Number = 9

0	SPI0_BUSYF	0	SPI0_IEA	0	Reserved	0	SPI0_EN	0	SPI0_RDAT_CLR	0	Reserved	0	SPI0_RDAT[31:0]	SPI0_TDAT[31:0]													
1	Reserved	0	Reserved	0	SPI0_CK_SEL [1:0]	0	SPI0_CPOL	0	SPI0_TDAT_CLR	0	Reserved	0															
2	Reserved	0	Reserved	0	SPI0_CK_SEL [1:0]	0	SPI0_CPHA	0	SPI0_COPY_EN	0	SPI0_BDIR_OE	0															
3	SPI0_IDLEF	0	SPI0_IDLE_IE	0	SPI0_CK_DIV [1:0]	0	SPI0_LSB_EN	0	Reserved	0	SPI0_COPY_EN	0															
4	SPI0_TCF	0	SPI0_TC_IE	0	SPI0_MD[1:0]	0	Reserved	0	Reserved	0	SPI0_DAT_LINE [2:0]	0															
5	SPI0_RXDF	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	SPI0_TX_DIS	0															
6	SPI0_RXF	0	SPI0_RX_IE	0	Reserved	0	SPI0_IO_SWP	0	Reserved	0	Reserved	0															
7	SPI0_TXF	0	SPI0_TX_IE	0	Reserved	0	SPI0_NSSO_EN	0	Reserved	0	SPI0_RX_TH[1:0]	1															
8	SPI0_MODF	0	SPI0_MODF_IE	0	Reserved	0	SPI0_NSSO_EN	0	Reserved	0	Reserved	0															
9	SPI0_WEF	0	SPI0_WE_IE	0	SPI0_CK_PSC [2:0]	0	SPI0_NSSI_EN	0	Reserved	0	Reserved	0															
10	SPI0_ROVRF	0	SPI0_ROVR_IE	0	Reserved	0	SPI0_NSSI_SEL	0	Reserved	0	Reserved	0															
11	SPI0_TUDRF	0	SPI0_TUDR_IE	0	Reserved	0	SPI0_NSS_SWEN	0	Reserved	0	Reserved	0															
12	Reserved	0	Reserved	0	SPI0_CK_PDIV [1:0]	0	SPI0_NSSO_INV	0	Reserved	0	Reserved	0															
13	Reserved	0	Reserved	0	Reserved	0	SPI0_NSSI_INV	0	Reserved	0	Reserved	0															
14	Reserved	0	Reserved	0	Reserved	0	SPI0_NSS_PEN	0	Reserved	0	Reserved	0															
15	Reserved	0	Reserved	0	Reserved	0	SPI0_MODF_SEL	0	Reserved	0	Reserved	0															
16	SPI0_RX_LVL [2:0]	0		0		0	Reserved	0	Reserved	0	SPI0_DSIZ[4:0]	0															
17		0		Reserved		0	Reserved	0																			
18		0		Reserved		0	Reserved	0																			
19		Reserved		0		SPI0_LBM_EN	0	Reserved	0																		
20	SPI0_TX_LVL [2:0]	0		0		0	Reserved	0	Reserved	0	Reserved	0															
21		0		Reserved		0		Reserved	0																		
22		0		Reserved		0		Reserved	0																		
23	Reserved	0	Reserved	0		0	Reserved	0	Reserved	0	Reserved	0															
24	SPI0_RNUM[2:0]	0		0		0		Reserved	0																		
25		0		0		0		SPI0_NSS_SWO	1																		
26		0		0		0		SPI0_NSS_SWI	0																		
27	Reserved	0		0		0	Reserved	0	Reserved	0	Reserved	0															
28		0		0		0		Reserved	0																		
29		0		0		0		SPI0_CKO_MUX [2:0]	0																		
30		0		0		0		Reserved	0																		
31	Reserved	0		0		0	SPI0_DMA_TXEN	0	Reserved	0	Reserved	0															
Offset		Register		Reset		0x00000000		0x08		SPI0_CLK		Reset	0x00000000	0x10	SPI0_CR0	Reset	0x00000000	0x14	SPI0_CR1	Reset	0x00000000	0x18	SPI0_CR2	Reset	0x01000100	0x30	SPI0_RDAT

0x38	SPI0_TDAT3	Reserved	SPI0_TDAT3[23:0]
Reset	0x00000000	00000000	00



## 1.24. Timer00 Control Registers

<b>Timer00 Control</b>	<b>(TM00) Timer Control Module-00</b>
Base Address :	<b>0x55000000</b>

### 1.24.1. TM00 Timer status register

TM00_STA	TM00 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_TUF2	Reserved	TM00_TOF2	TM00_TOF	TM00_EXF	Reserved		Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM00_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM00_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM00_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM00_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.24.2. TM00 Timer interrupt enable register

TM00_INT	TM00 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM00_TIE2	TM00_TIE	TM00_EXIE	Reserved		TM00_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00

5	rw	<b>TM00_TIE2</b>	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM00_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM00_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM00_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.24.3. TM00 Timer clock source register

<b>TM00_CLK</b>	<b>TM00 Timer clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM00_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM00_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM00_CKS2_SEL</b>	<b>TM00_CKS_SEL</b>	<b>TM00_CKE_SEL[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM00_CKI_DIV</b>	Timer internal clock CK_TM00_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM00_CKI_SEL</b>	Timer input clock CK_TM00_INT source select. 0x0 = PROC : CK_TM00_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM00_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM00_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM00_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

### 1.24.4. TM00 Timer trigger control register

<b>TM00_TRG</b>	<b>TM00 Timer trigger control register</b>
Offset Address : <b>0x0C</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
TM00_GT2_SW	TM00_GT_SW	TM00_RST2_SW	TM00_RST_SW	Reserved		TM00_TRGO_INV	TM00_TRGO_SW
23	22	21	20	19	18	17	16
TM00_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM00_TRGO_MDS[3:0]				Reserved	TM00_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM00_TRG_MUX[1:0]		TM00_TRGI2_MDS[2:0]			TM00_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM00_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM00_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM00_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM00_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM00_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM00_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM00_UEV_SEL	Timer UEV output select bits for TM00_TRGO. When TM00_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM00_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM00_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM00_RST (Main Timer Reset) 0x1 = EN : TM00_EN (Main Timer Enable) 0x2 = UEV : TM00_UEV (Main Timer Update event) 0x3 = TOF : TM00_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM00_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM00_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM00_UEV2 (Timer-2 Update event) 0x9 = SW : TM00_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM00_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00

10..8	rw	<b>TM00_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM00_ITR0) 0x1 = ITR1 (TM00_ITR1) 0x2 = ITR2 (TM00_ITR2) 0x3 = ITR3 (TM00_ITR3) 0x4 = ITR4 (TM00_ITR4) 0x5 = ITR5 (TM00_ITR5) 0x6 = ITR6 (TM00_ITR6) 0x7 = ITR7 (TM00_ITR7)	0x00
7..6	rw	<b>TM00_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM00_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM00_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

#### 1.24.5. TM00 Timer control register 0

<b>TM00_CR0</b>	<b>TM00 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM00_UEX_EN	TM00_USW_EN	Reserved	TM00_UEV_DIS	TM00_EX_INV	TM00_EX_EN	Reserved	TM00_ASTOP_EN
7	6	5	4	3	2	1	0
TM00_DIR2	Reserved	TM00_MDS[1:0]		Reserved	Reserved	TM00_EN2	TM00_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM00_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM00_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM00_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software	0x00

			register forced bit. When it disables, the timer counter will be continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	
11	rw	TM00_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM00_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	TM00_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM00_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM00_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 8-bit counter with 8-bit prescaler Mode 0x1 = Separate : Separated two 8-bit counters Mode 0x2 = Full-Counter : 16-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM00_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM00_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

#### 1.24.6. TM00 Timer CKO control register

<b>TM00_CKO</b>	<b>TM00 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM00_CKO_LCK	TM00_CKO_STA	TM00_CKO_SEL	TM00_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM00_CKO_LCK	TM00_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM00_CKO_STA	Timer CKO output signal initial state. The bit is written effectively	0x00

			only by written 1 to TM00_CKO_LCK simultaneously. 0 = Output 0 1 = Output 1	
1	rw	TM00_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM00_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

#### 1.24.7. TM00 Timer main counter register

TM00_CNT	TM00 Timer main counter register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_CNT	Main timer/counter register.	0x00

#### 1.24.8. TM00 Timer main counter auto-reload value register

TM00_ARR	TM00 Timer main counter auto-reload value register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_ARR	Main timer/counter auto-reload value register	0x00

#### 1.24.9. TM00 Timer prescaler register

TM00_PSCNT	TM00 Timer prescaler register		
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM00_CNTA[7:0]							

7	6	5	4	3	2	1	0
TM00_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	TM00_CNTA	Main timer/counter alias register. This register is the alias of TM00_CNT for read only.	0x00
7..0	rw	TM00_PSCNT	Timer prescaler or 2nd timer/counter register	0x00

#### 1.24.10. TM00 Timer prescaler auto-reload register

<b>TM00_PSARR</b>	<b>TM00 Timer prescaler auto-reload register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x00

## 1.24.11. TM00 Register Map

TM00 Register Map

Register Number = 10

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	TM00_STA	Reserved										Reserved										Reserved										Reserved	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	TM00_INT	Reserved										Reserved										Reserved										TM00_IEA	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	TM00_CLK	Reserved										Reserved										Reserved										Reserved	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	TM00_TRG	Reserved										Reserved										Reserved										TM00_TRGI_MDS [2:0]	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	TM00_CR0	Reserved										Reserved										Reserved										TM00_EN	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	TM00_CKO	Reserved										Reserved										Reserved										TM00_CKO_EN	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TM00_CNT	Reserved										Reserved										Reserved										TM00_CNT[7:0]	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	TM00_ARR	Reserved										Reserved										Reserved										TM00_ARR[7:0]	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



0x28	TM00_PSCNT	Reserved	TM00_CNTA[7:0]	TM00_PSCNT[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x2C	TM00_PSARR	Reserved	Reserved	TM00_PSARR[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0

## 1.25. Timer01 Control Registers

<b>Timer01 Control</b>	<b>(TM01) Timer Control Module-01</b>
Base Address :	<b>0x55010000</b>

## 1.25.1. TM01 Timer status register

TM01_STA	TM01 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_TUF2	Reserved	TM01_TOF2	TM01_TOF	TM01_EXF	Reserved		Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM01_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM01_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM01_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM01_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

## 1.25.2. TM01 Timer interrupt enable register

TM01_INT	TM01 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM01_TIE2	TM01_TIE	TM01_EXIE	Reserved		TM01_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00

5	rw	<b>TM01_TIE2</b>	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM01_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM01_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM01_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.25.3. TM01 Timer clock source register

<b>TM01_CLK</b>	<b>TM01 Timer clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM01_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM01_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM01_CKS2_SEL</b>	<b>TM01_CKS_SEL</b>	<b>TM01_CKE_SEL[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM01_CKI_DIV</b>	Timer internal clock CK_TM01_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM01_CKI_SEL</b>	Timer input clock CK_TM01_INT source select. 0x0 = PROC : CK_TM01_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM01_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM01_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM01_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

### 1.25.4. TM01 Timer trigger control register

<b>TM01_TRG</b>	<b>TM01 Timer trigger control register</b>
Offset Address : <b>0x0C</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
TM01_GT2_SW	TM01_GT_SW	TM01_RST2_SW	TM01_RST_SW	Reserved		TM01_TRGO_INV	TM01_TRGO_SW
23	22	21	20	19	18	17	16
TM01_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM01_TRGO_MDS[3:0]				Reserved	TM01_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM01_TRG_MUX[1:0]		TM01_TRGI2_MDS[2:0]			TM01_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM01_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM01_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM01_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM01_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM01_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM01_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM01_UEV_SEL	Timer UEV output select bits for TM01_TRGO. When TM01_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM01_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM01_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM01_RST (Main Timer Reset) 0x1 = EN : TM01_EN (Main Timer Enable) 0x2 = UEV : TM01_UEV (Main Timer Update event) 0x3 = TOF : TM01_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM01_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM01_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM01_UEV2 (Timer-2 Update event) 0x9 = SW : TM01_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM01_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00

10..8	rw	<b>TM01_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM01_ITR0) 0x1 = ITR1 (TM01_ITR1) 0x2 = ITR2 (TM01_ITR2) 0x3 = ITR3 (TM01_ITR3) 0x4 = ITR4 (TM01_ITR4) 0x5 = ITR5 (TM01_ITR5) 0x6 = ITR6 (TM01_ITR6) 0x7 = ITR7 (TM01_ITR7)	0x00
7..6	rw	<b>TM01_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM01_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM01_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.25.5. TM01 Timer control register 0

<b>TM01_CR0</b>	<b>TM01 Timer control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM01_UEX_EN</b>	<b>TM01_USW_EN</b>	Reserved	<b>TM01_UEV_DIS</b>	<b>TM01_EX_INV</b>	<b>TM01_EX_EN</b>	Reserved	<b>TM01_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM01_DIR2</b>	Reserved	<b>TM01_MDS[1:0]</b>		Reserved	Reserved	<b>TM01_EN2</b>	<b>TM01_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM01_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM01_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM01_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software	0x00

			register forced bit. When it disables, the timer counter will be continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	
11	rw	TM01_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM01_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	TM01_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM01_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM01_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 8-bit counter with 8-bit prescaler Mode 0x1 = Separate : Separated two 8-bit counters Mode 0x2 = Full-Counter : 16-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM01_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM01_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.25.6. TM01 Timer CKO control register

<b>TM01_CKO</b>	<b>TM01 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM01_CKO_LCK	TM01_CKO_STA	TM01_CKO_SEL	TM01_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM01_CKO_LCK	TM01_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM01_CKO_STA	Timer CKO output signal initial state. The bit is written effectively	0x00

			only by written 1 to TM01_CKO_LCK simultaneously. 0 = Output 0 1 = Output 1	
1	rw	TM01_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM01_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.25.7. TM01 Timer main counter register

TM01_CNT	TM01 Timer main counter register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_CNT	Main timer/counter register.	0x00

### 1.25.8. TM01 Timer main counter auto-reload value register

TM01_ARR	TM01 Timer main counter auto-reload value register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_ARR	Main timer/counter auto-reload value register	0x00

### 1.25.9. TM01 Timer prescaler register

TM01_PSCNT	TM01 Timer prescaler register		
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM01_CNTA[7:0]							

7	6	5	4	3	2	1	0
TM01_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	TM01_CNTA	Main timer/counter alias register. This register is the alias of TM01_CNT for read only.	0x00
7..0	rw	TM01_PSCNT	Timer prescaler or 2nd timer/counter register	0x00

#### 1.25.10. TM01 Timer prescaler auto-reload register

TM01_PSARR	TM01 Timer prescaler auto-reload register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x00



## 1.25.11. TM01 Register Map

TM01 Register Map

Register Number = 10

0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

0x28	TM01_PSCNT	Reserved	TM01_CNIA[7:0]	TM01_PSCNT[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x2C	TM01_PSARR	Reserved	Reserved	TM01_PSARR[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0

## 1.26. Timer10 Control Registers

<b>Timer10 Control</b>	<b>(TM10) Timer Control Module-10</b>
Base Address :	<b>0x55800000</b>

### 1.26.1. TM10 Timer status register

TM10_STA	TM10 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM10_TUF2	Reserved	TM10_TOF2	TM10_TOF	TM10_EXF	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM10_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM10_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM10_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM10_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..0	-	Reserved	Reserved	0x00

### 1.26.2. TM10 Timer interrupt enable register

TM10_INT	TM10 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM10_TIE2	TM10_TIE	TM10_EXIE	Reserved		TM10_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM10_TIE2	2nd Timer overflow/underflow interrupt enable.	0x00

			0 = Disable 1 = Enable	
4	rw	<b>TM10_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM10_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM10_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.26.3. TM10 Timer clock source register

<b>TM10_CLK</b>	<b>TM10 Timer clock source register</b>
Offset Address :	<b>0x08</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM10_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM10_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM10_CKS2_SEL</b>	<b>TM10_CKS_SEL</b>	<b>TM10_CKE_SEL[1:0]</b>		<b>Reserved</b>			

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM10_CKI_DIV</b>	Timer internal clock CK_TM10_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM10_CKI_SEL</b>	Timer input clock CK_TM10 source select. 0x0 = PROC : CK_TM10_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM10_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM10_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM10_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

### 1.26.4. TM10 Timer trigger control register

<b>TM10_TRG</b>	<b>TM10 Timer trigger control register</b>
-----------------	--

Offset Address : 0x0C

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
TM10_GT2_SW	TM10_GT_SW	TM10_RST2_SW	TM10_RST_SW	Reserved		TM10_TRGO_INV	TM10_TRGO_SW
23	22	21	20	19	18	17	16
TM10_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM10_TRGO_MDS[3:0]				Reserved	TM10_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM10_TRG_MUX[1:0]		TM10_TRGI2_MDS[2:0]			TM10_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM10_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM10_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM10_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM10_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM10_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM10_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM10_UEV_SEL	Timer UEV output select bits for TM10_TRGO. When TM10_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM10_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM10_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM10_RST (Main Timer Reset) 0x1 = EN : TM10_EN (Main Timer Enable) 0x2 = UEV : TM10_UEV (Main Timer Update event) 0x3 = TOF : TM10_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM10_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM10_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM10_UEV2 (Timer-2 Update event) 0x9 = SW : TM10_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM10_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	TM10_ITR_MUX	Timer internal trigger source select. See the [Timer Internal	0x00

			Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM10_ITR0) 0x1 = ITR1 (TM10_ITR1) 0x2 = ITR2 (TM10_ITR2) 0x3 = ITR3 (TM10_ITR3) 0x4 = ITR4 (TM10_ITR4) 0x5 = ITR5 (TM10_ITR5) 0x6 = ITR6 (TM10_ITR6) 0x7 = ITR7 (TM10_ITR7)	
7..6	rw	<b>TM10_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM10_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM10_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.26.5. TM10 Timer control register 0

<b>TM10_CR0</b>	<b>TM10 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM10_UEX_EN</b>	<b>TM10_USW_EN</b>	Reserved	<b>TM10_UEV_DIS</b>	<b>TM10_EX_INV</b>	<b>TM10_EX_EN</b>	Reserved	<b>TM10_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM10_DIR2</b>	Reserved	<b>TM10_MDS[1:0]</b>		Reserved	Reserved	<b>TM10_EN2</b>	<b>TM10_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM10_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM10_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM10_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. When it disables, the timer counter will be	0x00

			continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	
11	rw	<b>TM10_EX_INV</b>	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	<b>TM10_EX_EN</b>	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>TM10_ASTOP_EN</b>	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	<b>TM10_DIR2</b>	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>TM10_MDS</b>	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>TM10_EN2</b>	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM10_EN</b>	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.26.6. TM10 Timer CKO control register

<b>TM10_CKO</b>	<b>TM10 Timer CKO control register</b>
Offset Address :	<b>0x18</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>TM10_CKO_LCK</b>	<b>TM10_CKO_STA</b>	<b>TM10_CKO_SEL</b>	<b>TM10_CKO_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>TM10_CKO_LCK</b>	TM10_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	<b>TM10_CKO_STA</b>	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM10_CKO_LCK simultaneously.	0x00

			0 = 0 (Output 0) 1 = 1 (Output 1)	
1	rw	TM10_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM10_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.26.7. TM10 Timer main counter register

TM10_CNT	TM10 Timer main counter register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_CNT[15:8]							
7	6	5	4	3	2	1	0
TM10_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM10_CNT	Main timer/counter register.	0x0000

### 1.26.8. TM10 Timer main counter auto-reload value register

TM10_ARR	TM10 Timer main counter auto-reload value register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_ARR[15:8]							
7	6	5	4	3	2	1	0
TM10_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM10_ARR	Main timer/counter auto-reload value register	0x0000

### 1.26.9. TM10 Timer prescaler register

TM10_PSCNT	TM10 Timer prescaler register		
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM10_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM10_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM10_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM10_PSCNT[7:0]							



Bit	Attr	Bit Name	Description	Reset
31..16	r	<b>TM10_CNTA</b>	Main timer/counter alias register. This register is the alias of TM10_CNT for read only.	0x0000
15..0	rw	<b>TM10_PSCNT</b>	Timer prescaler or 2nd timer/counter register	0x0000

### 1.26.10. TM10 Timer prescaler auto-reload register

<b>TM10_PSARR</b>	<b>TM10 Timer prescaler auto-reload register</b>
Offset Address :	<b>0x2C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM10_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	<b>TM10_PSARR</b>	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.26.11. TM10 Register Map

TM10 Register Map

Register Number = 10

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

0x28	TM10_PSCNT	TM10_CNTA[15:0]	TM10_PSCNT[15:0]
Reset	0x00000000	0000000000000000	0000000000000000
0x2C	TM10_PSARR	Reserved	TM10_PSARR[15:0]
Reset	0x00000000	0000000000000000	0000000000000000

## 1.27. Timer16 Control Registers

<b>Timer16 Control</b>	<b>(TM16) Timer Control Module-16</b>
Base Address :	<b>0x55860000</b>

## 1.27.1. TM16 Timer status register

TM16_STA		TM16 Timer status register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM16_TUF2	TM16_TUF	TM16_TOF2	TM16_TOF	TM16_EXF	Reserved		TM16_DIRF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM16_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	TM16_TUF	Main Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	TM16_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM16_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM16_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	r	TM16_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

## 1.27.2. TM16 Timer interrupt enable register

TM16_INT	TM16 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM16_TIE2	TM16_TIE	TM16_EXIE	Reserved		TM16_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM16_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM16_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM16_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM16_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.27.3. TM16 Timer clock source register

<b>TM16_CLK</b>	<b>TM16 Timer clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM16_CKI_DIV[1:0]		Reserved		TM16_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM16_CKS2_SEL	TM16_CKS_SEL	TM16_CKE_SEL[1:0]		Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM16_CKI_DIV	Timer internal clock CK_TM16_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM16_CKI_SEL	Timer input clock CK_TM16 source select. 0x0 = PROC : CK_TM16_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM16_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM16_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM16_CKE_SEL	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved	0x00

			0x3 = Reserved	
3..0	-	Reserved	Reserved	0x00

#### 1.27.4. TM16 Timer trigger control register

<b>TM16_TRG</b>	<b>TM16 Timer trigger control register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM16_GT2_SW	TM16_GT_SW	TM16_RST2_SW	TM16_RST_SW	Reserved		TM16_TRGO_INV	TM16_TRGO_SW
23	22	21	20	19	18	17	16
TM16_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM16_TRGO_MDS[3:0]				Reserved	TM16_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM16_TRG_MUX[1:0]		TM16_TRGI2_MDS[2:0]			TM16_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM16_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM16_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM16_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM16_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM16_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM16_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM16_UEV_SEL	Timer UEV output select bits for TM16_TRGO. When TM16_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM16_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM16_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM16_RST (Main Timer Reset) 0x1 = EN : TM16_EN (Main Timer Enable) 0x2 = UEV : TM16_UEV (Main Timer Update event) 0x3 = TOF : TM16_TOF (Main Timer overflow) 0x4 = TUF : TM16_TUF (Main Timer underflow) 0x5 = EN2 : TM16_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM16_TOF2 (Timer-2 overflow) 0x7 = DIR : TM16_DIR (Main Timer direction event) 0x8 = UEV2 : TM16_UEV2 (Timer-2 Update event) 0x9 = SW : TM16_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved	0x00

			0xC = Reserved 0xD = Reserved 0xE = TRGI : TM16_TRGI (internal TRGI signal) 0xF = Reserved	
11	-	Reserved	Reserved	0x00
10..8	rw	TM16_ITR_MUX	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM16_ITR0) 0x1 = ITR1 (TM16_ITR1) 0x2 = ITR2 (TM16_ITR2) 0x3 = ITR3 (TM16_ITR3) 0x4 = ITR4 (TM16_ITR4) 0x5 = ITR5 (TM16_ITR5) 0x6 = ITR6 (TM16_ITR6) 0x7 = ITR7 (TM16_ITR7)	0x00
7..6	rw	TM16_TRG_MUX	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	TM16_TRGI2_MDS	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	TM16_TRGI_MDS	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.27.5. TM16 Timer control register 0

<b>TM16_CR0</b>	<b>TM16 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_UEX_EN	TM16_USW_EN	Reserved	TM16_UEV_DIS	TM16_EX_INV	TM16_EX_EN	Reserved	TM16_ASTOP_EN
7	6	5	4	3	2	1	0
TM16_DIR2	TM16_DIR	TM16_MDS[1:0]		Reserved	Reserved	TM16_EN2	TM16_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	TM16_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM16_USW_EN	Timer software update event generation enable. (automatically clear by hardware)	0x00

			0 = Disable 1 = Enable	
13	-	Reserved	Reserved	0x00
12	rw	TM16_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. When it disables, the timer counter will be continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	0x00
11	rw	TM16_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM16_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	TM16_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM16_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	rw	TM16_DIR	Main Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	TM16_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM16_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM16_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.27.6. TM16 Timer CKO control register

TM16_CKO		TM16 Timer CKO control register					
Offset Address :		0x18		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM16_CKO_LCK	TM16_CKO_STA	TM16_CKO_SEL	TM16_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00



7..4	-	Reserved	Reserved	0x00
3	rw	TM16_CKO_LCK	TM16_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM16_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM16_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM16_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM16_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.27.7. TM16 Timer main counter register

TM16_CNT	TM16 Timer main counter register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_CNT[15:8]							
7	6	5	4	3	2	1	0
TM16_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_CNT	Main timer/counter register.	0x0000

### 1.27.8. TM16 Timer main counter auto-reload value register

TM16_ARR	TM16 Timer main counter auto-reload value register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_ARR[15:8]							
7	6	5	4	3	2	1	0
TM16_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_ARR	Main timer/counter auto-reload value register	0x0000

### 1.27.9. TM16 Timer prescaler register

TM16_PSCNT	TM16 Timer prescaler register		
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

TM16_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM16_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM16_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM16_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM16_CNTA	Main timer/counter alias register. This register is the alias of TM16_CNT for read only.	0x0000
15..0	rw	TM16_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.27.10. TM16 Timer prescaler auto-reload register

TM16_PSARR	TM16 Timer prescaler auto-reload register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM16_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.27.11. TM16 Register Map

TM16 Register Map

Register Number = 10

0	TM16_DIRF	0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0	Reserved		0	0
---	-----------	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---	----------	--	---	---

0x28	TM16_PSCNT	TM16_CNTA[15:0]	TM16_PSCNT[15:0]
Reset	0x00000000	0000000000000000	0000000000000000
0x2C	TM16_PSARR	Reserved	TM16_PSARR[15:0]
Reset	0x00000000	0000000000000000	0000000000000000

## 1.28. Timer20 Control Registers

<b>Timer20 Control</b>	<b>(TM20) Timer Control Module-20</b>
Base Address :	<b>0x56000000</b>

## 1.28.1. TM20 Timer status register

TM20_STA	TM20 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM20_CF1B	TM20_CF0B	Reserved		TM20_CF1A	TM20_CF0A
7	6	5	4	3	2	1	0
TM20_TUF2	Reserved	TM20_TOF2	TM20_TOF	TM20_EXF	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	TM20_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM20_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM20_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode. [8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM20_CF1A	Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM20_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	TM20_CF0A	Timer IC0 rising edge flag/OC0 event main flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag. [8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	TM20_TUF2	2nd Timer underflow flag. (set by hardware and clear by	0x00

			software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
6	-	Reserved	Reserved	0x00
5	rw	TM20_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM20_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM20_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..0	-	Reserved	Reserved	0x00

### 1.28.2. TM20 Timer interrupt enable register

<b>TM20_INT</b>	<b>TM20 Timer interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						TM20_CC1_IE	TM20_CC0_IE
7	6	5	4	3	2	1	0
Reserved		TM20_TIE2	TM20_TIE	TM20_EXIE	Reserved		TM20_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	rw	TM20_CC1_IE	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	TM20_CC0_IE	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM20_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM20_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM20_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM20_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.28.3. TM20 Timer clock source register

TM20_CLK	TM20 Timer clock source register	
Offset Address :	0x08	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM20_CKI_DIV[1:0]		Reserved		TM20_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM20_CKS2_SEL	TM20_CKS_SEL	TM20_CKE_SEL[1:0]		Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM20_CKI_DIV	Timer internal clock CK_TM20_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM20_CKI_SEL	Timer input clock CK_TM20 source select. 0x0 = PROC : CK_TM20_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM20_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM20_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM20_CKE_SEL	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM20_IN0) 0x3 = IN1 (TM20_IN1)	0x00
3..0	-	Reserved	Reserved	0x00

#### 1.28.4. TM20 Timer trigger control register

TM20_TRG	TM20 Timer trigger control register	
Offset Address :	0x0C	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
TM20_GT2_SW	TM20_GT_SW	TM20_RST2_SW	TM20_RST_SW	Reserved		TM20_TRGO_INV	TM20_TRGO_SW
23	22	21	20	19	18	17	16
TM20_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM20_TRGO_MDS[3:0]				Reserved	TM20_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM20_TRG_MUX[1:0]		TM20_TRGI2_MDS[2:0]			TM20_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM20_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM20_GT_SW	Timer clock gating software enable bit. 0 = Disable	0x00

			1 = Enable	
29	rw	<b>TM20_RST2_SW</b>	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	<b>TM20_RST_SW</b>	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>TM20_TRGO_INV</b>	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM20_TRGO_SW</b>	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	<b>TM20_UEV_SEL</b>	Timer UEV output select bits for TM20_TRGO. When TM20_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM20_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>TM20_TRGO_MDS</b>	Timer trigger output mode select 0x0 = RST : TM20_RST (Main Timer Reset) 0x1 = EN : TM20_EN (Main Timer Enable) 0x2 = UEV : TM20_UEV (Main Timer Update event) 0x3 = TOF : TM20_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM20_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM20_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM20_UEV2 (Timer-2 Update event) 0x9 = SW : TM20_TRGO_SW (software control bit) 0xA = OS0 : TM20_OS0 (channel-0 output state signal) 0xB = OS1 : TM20_OS1 (channel-1 output state signal) 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM20_TRGI (internal TRGI signal) 0xF = POE : TM20_POE (Output enable register preload signal)	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>TM20_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM20_ITR0) 0x1 = ITR1 (TM20_ITR1) 0x2 = ITR2 (TM20_ITR2) 0x3 = ITR3 (TM20_ITR3) 0x4 = ITR4 (TM20_ITR4) 0x5 = ITR5 (TM20_ITR5) 0x6 = ITR6 (TM20_ITR6) 0x7 = ITR7 (TM20_ITR7)	0x00
7..6	rw	<b>TM20_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM20_IN0) 0x3 = IN1 (TM20_IN1)	0x00
5..3	rw	<b>TM20_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising)	0x00



			0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	
2..0	rw	<b>TM20_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.28.5. TM20 Timer control register 0

<b>TM20_CR0</b>	<b>TM20 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM20_UEX_EN</b>	<b>TM20_USW_EN</b>	Reserved	<b>TM20_UEV_DIS</b>	<b>TM20_EX_INV</b>	<b>TM20_EX_EN</b>	Reserved	<b>TM20_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM20_DIR2</b>	Reserved	<b>TM20_MDS[1:0]</b>		Reserved	Reserved	<b>TM20_EN2</b>	<b>TM20_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM20_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM20_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM20_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. When it disables, the timer counter will be continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	0x00
11	rw	<b>TM20_EX_INV</b>	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	<b>TM20_EX_EN</b>	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	<b>TM20_ASTOP_EN</b>	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	<b>TM20_DIR2</b>	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00

6	-	Reserved	Reserved	0x00
5..4	rw	TM20_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM20_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM20_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.28.6. TM20 Timer control register 1

<b>TM20_CR1</b>	<b>TM20 Timer control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM20_CC1B_SEN	TM20_CC0B_SEN	Reserved		TM20_CC1A_SEN	TM20_CC0A_SEN
7	6	5	4	3	2	1	0
Reserved						TM20_OVR1_MDS	TM20_OVR0_MDS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	TM20_CC1B_SEN	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM20_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
12	rw	TM20_CC0B_SEN	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM20_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM20_CC1A_SEN	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM20_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	TM20_CC0A_SEN	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM20_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00

1	rw	<b>TM20_OVR1_MDS</b>	Timer channel 1 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
0	rw	<b>TM20_OVR0_MDS</b>	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

### 1.28.7. TM20 Timer CKO control register

<b>TM20_CKO</b>	<b>TM20 Timer CKO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				<b>TM20_CKO_LCK</b>	<b>TM20_CKO_STA</b>	<b>TM20_CKO_SEL</b>	<b>TM20_CKO_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	<b>TM20_CKO_LCK</b>	TM20_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	<b>TM20_CKO_STA</b>	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM20_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	<b>TM20_CKO_SEL</b>	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	<b>TM20_CKO_EN</b>	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.28.8. TM20 Timer main counter register

<b>TM20_CNT</b>	<b>TM20 Timer main counter register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM20_CNT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>TM20_CNT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	<b>TM20_CNT</b>	Main timer/counter register.	0x0000

## 1.28.9. TM20 Timer main counter auto-reload value register

TM20_ARR	TM20 Timer main counter auto-reload value register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_ARR[15:8]							
7	6	5	4	3	2	1	0
TM20_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM, 16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

## 1.28.10. TM20 Timer prescaler register

TM20_PSCNT	TM20 Timer prescaler register		
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM20_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM20_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM20_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM20_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM20_CNTA	Main timer/counter alias register. This register is the alias of TM20_CNT for read only.	0x0000
15..0	rw	TM20_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

## 1.28.11. TM20 Timer prescaler auto-reload register

TM20_PSARR	TM20 Timer prescaler auto-reload register		
Offset Address :	0x2C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM20_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.28.12. TM20 Timer capture and compare mode select register

<b>TM20_CCMDS</b>	<b>TM20 Timer capture and compare mode select register</b>
Offset Address :	<b>0x30</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							TM20_OC_LCK
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM20_CC1_MDS[2:0]			Reserved	TM20_CC0_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	TM20_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM20_CCnB reload to compare shadow buffer registers of TM20_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	TM20_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM20_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00

## 1.28.13. TM20 Timer input capture control register

<b>TM20_ICCR</b>	<b>TM20 Timer input capture control register</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM20_IC1_TRGS[1:0]		TM20_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0

Reserved		TM20_IC1_MUX[1:0]	Reserved	TM20_IC0_MUX[1:0]
Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19..18	rw	TM20_IC1_TRGS	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	TM20_IC0_TRGS	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	TM20_IC1_MUX	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM20_IC1 0x1 = IC11 : TM20_ITR 0x2 = IC12 : CMP1_OUT 0x3 = IC13 : CMP3_OUT	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	TM20_IC0_MUX	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM20_IC0 0x1 = IC01 : TM20_ITR 0x2 = IC02 : CMP0_OUT 0x3 = IC03 : CMP2_OUT	0x00

#### 1.28.14. TM20 Timer output compare state register

TM20_OSCR	TM20 Timer output compare state register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM20_OS1H_LCK	TM20_OS0H_LCK	Reserved		TM20_OS1H_STA	TM20_OS0H_STA
7	6	5	4	3	2	1	0
Reserved		TM20_OS1_LCK	TM20_OS0_LCK	Reserved		TM20_OS1_STA	TM20_OS0_STA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM20_OS1H_LCK	TM20_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS1H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
12	rw	TM20_OS0H_LCK	TM20_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
11..10	-	Reserved	Reserved	0x00

9	rw	TM20_OS1H_STA	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
8	rw	TM20_OS0H_STA	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM20_OS1_LCK	TM20_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	TM20_OS0_LCK	TM20_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	TM20_OS1_STA	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
0	rw	TM20_OS0_STA	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

### 1.28.15. TM20 Timer output compare control register 0

<b>TM20_OCCR0</b>	<b>TM20 Timer output compare control register 0</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			TM20_OC1N_OE	Reserved			TM20_OC0N_OE
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM20_OC1_OE2	TM20_OC1_OE1	TM20_OC1_OE0	Reserved	TM20_OC0_OE2	TM20_OC0_OE1	TM20_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	TM20_OC1N_OE	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM20_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	TM20_OC0N_OE	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM20_BK0N_STA setting) 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	TM20_OC1_OE2	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00

5	rw	<b>TM20_OC1_OE1</b>	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM20_BK1_STA setting) 1 = Enable	0x00
4	rw	<b>TM20_OC1_OE0</b>	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM20_BK1_STA setting) 1 = Enable	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>TM20_OC0_OE2</b>	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	<b>TM20_OC0_OE1</b>	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM20_BK0_STA setting) 1 = Enable	0x00
0	rw	<b>TM20_OC0_OE0</b>	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM20_BK0_STA setting) 1 = Enable	0x00

### 1.28.16. TM20 Timer output compare control register 1

<b>TM20_OCCR1</b>	<b>TM20 Timer output compare control register 1</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>			<b>TM20_POE_SW</b>	<b>Reserved</b>	<b>TM20_POE_EN2</b>	<b>TM20_POE_EN1</b>	<b>TM20_POE_EN0</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>TM20_OC1_POE2</b>	<b>TM20_OC1_POE1</b>	<b>TM20_OC1_POE0</b>	<b>Reserved</b>	<b>TM20_OC0_POE2</b>	<b>TM20_OC0_POE1</b>	<b>TM20_OC0_POE0</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>						<b>TM20_OC1N_INV</b>	<b>TM20_OC0N_INV</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>TM20_OC1H_INV</b>	<b>TM20_OC0H_INV</b>	<b>Reserved</b>		<b>TM20_OC1_INV</b>	<b>TM20_OC0_INV</b>

Bit	Attr	Bit Name	Description	Reset
31..29	-	<b>Reserved</b>	Reserved	0x00
28	w	<b>TM20_POE_SW</b>	Timer output enable registers preload software enable bit. Refer the TM20_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	rw	<b>TM20_POE_EN2</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	<b>TM20_POE_EN1</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM20_POE_EN0</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input from TM36. 0 = Disable 1 = Enable	0x00
23	-	<b>Reserved</b>	Reserved	0x00
22	rw	<b>TM20_OC1_POE2</b>	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM20_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	<b>TM20_OC1_POE1</b>	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM20_OC1_OE1 register when the	0x00



			preload event happened. 0 = Disable 1 = Enable	
20	rw	<b>TM20_OC1_POE0</b>	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM20_OC1_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	rw	<b>TM20_OC0_POE2</b>	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM20_OC0_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
17	rw	<b>TM20_OC0_POE1</b>	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM20_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	<b>TM20_OC0_POE0</b>	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM20_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>TM20_OC1N_INV</b>	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>TM20_OC0N_INV</b>	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>TM20_OC1H_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM20_OC0H_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>TM20_OC1_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM20_OC0_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.28.17. TM20 Timer PWM and DTG control register

<b>TM20_PWM</b>		<b>TM20 Timer PWM and DTG control register</b>					
Offset Address :		<b>0x44</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>						<b>TM20_PWM_MDS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1..0	rw	TM20_PWM_MDS	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Reserved 0x2 = Reserved 0x3 = Reserved	0x00

### 1.28.18. TM20 Timer stop control register

TM20_BS	TM20 Timer stop control register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM20_STP1N_STA	TM20_STP0N_STA	Reserved	Reserved	TM20_STP1_STA	TM20_STP0_STA	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	TM20_STP1N_STA	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	TM20_STP0N_STA	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM20_STP1_STA	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	TM20_STP0_STA	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..16	-	Reserved	Reserved	0x00
15..0	-	Reserved	Reserved	0x0000

### 1.28.19. TM20 Timer capture and compare register 0A

TM20_CC0A	TM20 Timer capture and compare register 0A
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC0A[15:8]							
7	6	5	4	3	2	1	0
TM20_CC0A[7:0]							

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC0A	TM20 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM20_CC0B when TM20_CC0B was write. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path.	0x0000

### 1.28.20. TM20 Timer capture and compare register 0B

<b>TM20_CC0B</b>	<b>TM20 Timer capture and compare register 0B</b>
Offset Address :	Reset Value :

0x54

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC0B[15:8]							
7	6	5	4	3	2	1	0
TM20_CC0B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC0B	TM20 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy the value to TM20_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	0x0000

### 1.28.21. TM20 Timer capture and compare register 1A

<b>TM20_CC1A</b>	<b>TM20 Timer capture and compare register 1A</b>
Offset Address :	Reset Value :

0x58

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM20_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC1A	TM20 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM20_CC0A for detail	0x0000

			descriptions.	
--	--	--	---------------	--

### 1.28.22. TM20 Timer capture and compare register 1B

<b>TM20_CC1B</b>	<b>TM20 Timer capture and compare register 1B</b>
Offset Address :	Reset Value :
<b>0x5c</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM20_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC1B	Timer TM20 capture and compare register 1B for channel 1. Refer to the register descriptions of TM20_CC0B for detail descriptions.	0x0000

## 1.28.23. TM20 Register Map

TM20 Register Map

Register Number = 22

0		Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	--	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MG32F02A Register Definitions (2022\_1109) Page-414

MG32F02A Register Definitions (2022\_1109) Page-415

## 1.29. Timer26 Control Registers

<b>Timer26 Control</b>	<b>(TM26) Timer Control Module-26</b>
Base Address :	<b>0x56060000</b>

### 1.29.1. TM26 Timer status register

TM26_STA	TM26 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM26_QPEF	TM26_IDXF	Reserved	TM26_DIRCF
15	14	13	12	11	10	9	8
Reserved		TM26_CF1B	TM26_CF0B	Reserved		TM26_CF1A	TM26_CF0A
7	6	5	4	3	2	1	0
TM26_TUF2	TM26_TUF	TM26_TOF2	TM26_TOF	TM26_EXF	Reserved		TM26_DIRF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	TM26_QPEF	Main Timer QEI phase state transition error detect flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	TM26_IDXF	Main Timer QEI external index signal input active detect and internal timer reset flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM26_DIRCF	Main Timer up/down counting direction change flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM26_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM26_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode. [8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM26_CF1A	Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM26_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	TM26_CF0A	Timer IC0 rising edge flag/OC0 event main flag. (set by hardware and clear by software writing 1)	0x00



			[Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag. [8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
7	rw	TM26_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	TM26_TUF	Main Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	TM26_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM26_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM26_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	r	TM26_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

### 1.29.2. TM26 Timer interrupt enable register

<b>TM26_INT</b>	<b>TM26 Timer interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM26_QPE_IE	TM26_IDX_IE	Reserved	TM26_DIRC_IE
15	14	13	12	11	10	9	8
Reserved						TM26_CC1_IE	TM26_CC0_IE
7	6	5	4	3	2	1	0
Reserved		TM26_TIE2	TM26_TIE	TM26_EXIE	Reserved		TM26 IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	TM26_QPE_IE	Main Timer QEI phase state transition error detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	TM26_IDX_IE	Main Timer QEI external index signal input active detect interrupt enable. 0 = Disable	0x00

			1 = Enable	
17	-	Reserved	Reserved	0x00
16	rw	TM26_DIRC_IE	Main Timer up/down counting direction change interrupt enable. 0 = Disable 1 = Enable	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	TM26_CC1_IE	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	TM26_CC0_IE	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM26_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM26_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM26_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM26_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.29.3. TM26 Timer clock source register

<b>TM26_CLK</b>	<b>TM26 Timer clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM26_CKI_DIV[1:0]		Reserved		TM26_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM26_CKS2_SEL	TM26_CKS_SEL	TM26_CKE_SEL[1:0]		Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM26_CKI_DIV	Timer internal clock CK_TM26_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM26_CKI_SEL	Timer input clock CK_TM26 source select. 0x0 = PROC : CK_TM26_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM26_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT	0x00

			1 = CK_EXT	
6	rw	<b>TM26_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM26_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM26_IN0) 0x3 = IN1 (TM26_IN1)	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.29.4. TM26 Timer trigger control register

<b>TM26_TRG</b>	<b>TM26 Timer trigger control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>TM26_GT2_SW</b>	<b>TM26_GT_SW</b>	<b>TM26_RST2_SW</b>	<b>TM26_RST_SW</b>	<b>Reserved</b>		<b>TM26_TRGO_INV</b>	<b>TM26_TRGO_SW</b>
23	22	21	20	19	18	17	16
<b>TM26_UEV_SEL[1:0]</b>		<b>TM26_IDX_MDS[1:0]</b>		<b>TM26_IDX_EN</b>	<b>TM26_QEI_MDS[2:0]</b>		
15	14	13	12	11	10	9	8
<b>TM26_TRGO_MDS[3:0]</b>				<b>Reserved</b>	<b>TM26_ITR_MUX[2:0]</b>		
7	6	5	4	3	2	1	0
<b>TM26_TRG_MUX[1:0]</b>		<b>TM26_TRGI2_MDS[2:0]</b>			<b>TM26_TRGI_MDS[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>TM26_GT2_SW</b>	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	<b>TM26_GT_SW</b>	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	<b>TM26_RST2_SW</b>	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	<b>TM26_RST_SW</b>	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>TM26_TRGO_INV</b>	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM26_TRGO_SW</b>	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	<b>TM26_UEV_SEL</b>	Timer UEV output select bits for TM26_TRGO. When TM26_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM26_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..20	rw	<b>TM26_IDX_MDS</b>	Main Timer QEI external index signal input reset timer transition state select. 0x0 = 1T2 : State change between 1 and 2 0x1 = 2T3 : State change between 2 and 3 0x2 = 3T4 : State change between 3 and 4 0x3 = 4T1 : State change between 4 and 1	0x00

19	rw	<b>TM26_IDX_EN</b>	Main Timer QEI external index signal input enable. When enables and the index signal will input from TM26_ETR, the timer will reset during up counting or reload the auto-reload value during down counting if detect the index signal active pulse. 0 = Disable 1 = Enable	0x00
18..16	rw	<b>TM26_QEI_MDS</b>	Main Timer quadrature encoder interface(QEI) or external input timer up/down control mode select. 0x0 = No operation (up/down control by TM26_DIR) 0x1 = IN0POS : TM26_IN0 positive (high level up count, low level down count) 0x2 = IN0NEG : TM26_IN0 negative (low level up count, high level down count) 0x3 = Reserved 0x4 = Reserved 0x5 = BOTH : Both TM26_IN0 and TM26_IN1 edge	0x00
15..12	rw	<b>TM26_TRGO_MDS</b>	Timer trigger output mode select 0x0 = RST : TM26_RST (Main Timer Reset) 0x1 = EN : TM26_EN (Main Timer Enable) 0x2 = UEV : TM26_UEV (Main Timer Update event) 0x3 = TOF : TM26_TOF (Main Timer overflow) 0x4 = TUF : TM26_TUF (Main Timer underflow) 0x5 = EN2 : TM26_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM26_TOF2 (Timer-2 overflow) 0x7 = DIR : TM26_DIR (Main Timer direction event) 0x8 = UEV2 : TM26_UEV2 (Timer-2 Update event) 0x9 = SW : TM26_TRGO_SW (software control bit) 0xA = OS0 : TM26_OS0 (channel-0 output state signal) 0xB = OS1 : TM26_OS1 (channel-1 output state signal) 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM26_TRGI (internal TRGI signal) 0xF = POE : TM26_POE (Output enable register preload signal)	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>TM26_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM26_ITR0) 0x1 = ITR1 (TM26_ITR1) 0x2 = ITR2 (TM26_ITR2) 0x3 = ITR3 (TM26_ITR3) 0x4 = ITR4 (TM26_ITR4) 0x5 = ITR5 (TM26_ITR5) 0x6 = ITR6 (TM26_ITR6) 0x7 = ITR7 (TM26_ITR7)	0x00
7..6	rw	<b>TM26_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM26_IN0) 0x3 = IN1 (TM26_IN1)	0x00
5..3	rw	<b>TM26_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM26_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation	0x00

		0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	
--	--	---	--

### 1.29.5. TM26 Timer control register 0

<b>TM26_CR0</b>	<b>TM26 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_UEX_EN	TM26_USW_EN	TM26_DIR_INV	TM26_UEV_DIS	TM26_EX_INV	TM26_EX_EN	Reserved	TM26_ASTOP_EN
7	6	5	4	3	2	1	0
TM26_DIR2	TM26_DIR	TM26_MDS[1:0]		Reserved	Reserved	TM26_EN2	TM26_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	TM26_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM26_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	rw	TM26_DIR_INV	Main Timer counting direction inverted enable. 0 = Normal 1 = Inverted	0x00
12	rw	TM26_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. When it disables, the timer counter will be continuous counting even if it has overflowed over the counter auto-reload value. 0 = Enable 1 = Disable	0x00
11	rw	TM26_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM26_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	TM26_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM26_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	rw	TM26_DIR	Main Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	TM26_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or	0x00

			Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM26_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM26_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.29.6. TM26 Timer control register 1

<b>TM26_CR1</b>	<b>TM26 Timer control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM26_CC1B_SEN	TM26_CC0B_SEN	Reserved		TM26_CC1A_SEN	TM26_CC0A_SEN
7	6	5	4	3	2	1	0
Reserved						TM26_OVR1_MDS	TM26_OVR0_MDS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_CC1B_SEN	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM26_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
12	rw	TM26_CC0B_SEN	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM26_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM26_CC1A_SEN	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM26_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	TM26_CC0A_SEN	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM26_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	rw	TM26_OVR1_MDS	Timer channel 1 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

0	rw	<b>TM26_OVR0_MDS</b>	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
---	----	----------------------	---	------

### 1.29.7. TM26 Timer CKO control register

TM26_CKO	TM26 Timer CKO control register		
Offset Address :	0x18	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				<b>TM26_CKO_LCK</b>	<b>TM26_CKO_STA</b>	<b>TM26_CKO_SEL</b>	<b>TM26_CKO_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	<b>TM26_CKO_LCK</b>	TM26_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	<b>TM26_CKO_STA</b>	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM26_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	<b>TM26_CKO_SEL</b>	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	<b>TM26_CKO_EN</b>	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.29.8. TM26 Timer main counter register

TM26_CNT	TM26 Timer main counter register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM26_CNT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>TM26_CNT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	<b>TM26_CNT</b>	Main timer/counter register.	0x0000

### 1.29.9. TM26 Timer main counter auto-reload value register

<b>TM26_ARR</b>	<b>TM26 Timer main counter auto-reload value register</b>
-----------------	---

Offset Address : **0x24**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_ARR[15:8]							
7	6	5	4	3	2	1	0
TM26_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM, 16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

### 1.29.10. TM26 Timer prescaler register

#### TM26\_PSCNT

#### TM26 Timer prescaler register

Offset Address : **0x28**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
TM26_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM26_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM26_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM26_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM26_CNTA	Main timer/counter alias register. This register is the alias of TM26_CNT for read only.	0x0000
15..0	rw	TM26_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.29.11. TM26 Timer prescaler auto-reload register

#### TM26\_PSARR

#### TM26 Timer prescaler auto-reload register

Offset Address : **0x2C**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM26_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

### 1.29.12. TM26 Timer capture and compare mode select register

#### TM26\_CCMD5

#### TM26 Timer capture and compare mode select register



Offset Address : 0x30

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							TM26_OC_LCK
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM26_CC1_MDS[2:0]			Reserved		TM26_CC0_MDS[2:0]

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	TM26_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM26_CCnB reload to compare shadow buffer registers of TM26_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	TM26_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM26_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00

### 1.29.13. TM26 Timer input capture control register

TM26\_ICCR

TM26 Timer input capture control register

Offset Address : 0x34

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM26_IC1_TRGS[1:0]		TM26_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM26_IC1_MUX[1:0]			Reserved		TM26_IC0_MUX[1:0]

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19..18	rw	TM26_IC1_TRGS	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	TM26_IC0_TRGS	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	TM26_IC1_MUX	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM26_IC1 0x1 = IC11 : TM26_ITR 0x2 = IC12 : CMP1_OUT 0x3 = IC13 : CMP3_OUT	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	TM26_IC0_MUX	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM26_IC0 0x1 = IC01 : TM26_ITR 0x2 = IC02 : CMP0_OUT 0x3 = IC03 : CMP2_OUT	0x00

#### 1.29.14. TM26 Timer output compare state register

<b>TM26_OSCR</b>	<b>TM26 Timer output compare state register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM26_OS1H_LCK	TM26_OS0H_LCK	Reserved		TM26_OS1H_STA	TM26_OS0H_STA
7	6	5	4	3	2	1	0
Reserved		TM26_OS1_LCK	TM26_OS0_LCK	Reserved		TM26_OS1_STA	TM26_OS0_STA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_OS1H_LCK	TM26_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS1H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
12	rw	TM26_OS0H_LCK	TM26_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM26_OS1H_STA	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0)	0x00

			1 = 1 (Output 1)	
8	rw	TM26_OS0H_STA	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM26_OS1_LCK	TM26_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	TM26_OS0_LCK	TM26_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	TM26_OS1_STA	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
0	rw	TM26_OS0_STA	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

### 1.29.15. TM26 Timer output compare control register 0

<b>TM26_OCCR0</b>	<b>TM26 Timer output compare control register 0</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			TM26_OC1N_OE	Reserved			TM26_OC0N_OE
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM26_OC1_OE2	TM26_OC1_OE1	TM26_OC1_OE0	Reserved	TM26_OC0_OE2	TM26_OC0_OE1	TM26_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	TM26_OC1N_OE	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM26_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	TM26_OC0N_OE	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM26_BK0N_STA setting) 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	TM26_OC1_OE2	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
5	rw	TM26_OC1_OE1	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM26_BK1_STA setting) 1 = Enable	0x00

4	rw	<b>TM26_OC1_OE0</b>	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM26_BK1_STA setting) 1 = Enable	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>TM26_OC0_OE2</b>	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	<b>TM26_OC0_OE1</b>	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM26_BK0_STA setting) 1 = Enable	0x00
0	rw	<b>TM26_OC0_OE0</b>	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM26_BK0_STA setting) 1 = Enable	0x00

### 1.29.16. TM26 Timer output compare control register 1

<b>TM26_OCCR1</b>	<b>TM26 Timer output compare control register 1</b>
Offset Address :	<b>0x40</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>			<b>TM26_POE_SW</b>	<b>Reserved</b>	<b>TM26_POE_EN2</b>	<b>TM26_POE_EN1</b>	<b>TM26_POE_EN0</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>TM26_OC1_POE2</b>	<b>TM26_OC1_POE1</b>	<b>TM26_OC1_POE0</b>	<b>Reserved</b>	<b>TM26_OC0_POE2</b>	<b>TM26_OC0_POE1</b>	<b>TM26_OC0_POE0</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>						<b>TM26_OC1N_INV</b>	<b>TM26_OC0N_INV</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>TM26_OC1H_INV</b>	<b>TM26_OC0H_INV</b>	<b>Reserved</b>		<b>TM26_OC1_INV</b>	<b>TM26_OC0_INV</b>

Bit	Attr	Bit Name	Description	Reset
31..29	-	<b>Reserved</b>	Reserved	0x00
28	w	<b>TM26_POE_SW</b>	Timer output enable registers preload software enable bit. Refer the TM26_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	rw	<b>TM26_POE_EN2</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	<b>TM26_POE_EN1</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM26_POE_EN0</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input from TM36. 0 = Disable 1 = Enable	0x00
23	-	<b>Reserved</b>	Reserved	0x00
22	rw	<b>TM26_OC1_POE2</b>	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM26_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	<b>TM26_OC1_POE1</b>	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM26_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00

20	rw	<b>TM26_OC1_POE0</b>	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM26_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	rw	<b>TM26_OC0_POE2</b>	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM26_OC0_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
17	rw	<b>TM26_OC0_POE1</b>	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM26_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	<b>TM26_OC0_POE0</b>	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM26_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>TM26_OC1N_INV</b>	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>TM26_OC0N_INV</b>	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>TM26_OC1H_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM26_OC0H_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>TM26_OC1_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM26_OC0_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.29.17. TM26 Timer PWM and DTG control register

<b>TM26_PWM</b>		<b>TM26 Timer PWM and DTG control register</b>					
Offset Address :		<b>0x44</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>						<b>TM26_PWM_MDS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00

7..2	-	Reserved	Reserved	0x00
1..0	rw	TM26_PWM_MDS	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Reserved 0x2 = Reserved 0x3 = Reserved	0x00

### 1.29.18. TM26 Timer stop control register

<b>TM26_BS</b>	<b>TM26 Timer stop control register</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM26_STP1N_STA	TM26_STP0N_STA	Reserved	Reserved	TM26_STP1_STA	TM26_STP0_STA	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	TM26_STP1N_STA	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	TM26_STP0N_STA	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM26_STP1_STA	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	TM26_STP0_STA	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..16	-	Reserved	Reserved	0x00
15..0	-	Reserved	Reserved	0x0000

### 1.29.19. TM26 Timer capture and compare register 0A

<b>TM26_CC0A</b>	<b>TM26 Timer capture and compare register 0A</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC0A[15:8]							
7	6	5	4	3	2	1	0
TM26_CC0A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC0A	TM26 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this	0x0000

		<p>register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM26_CC0B when TM26_CC0B was write. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path.</p>	
--	--	--	--

### 1.29.20. TM26 Timer capture and compare register 0B

<b>TM26_CC0B</b>	<b>TM26 Timer capture and compare register 0B</b>
Offset Address :	Reset Value :

0x54

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC0B[15:8]							
7	6	5	4	3	2	1	0
TM26_CC0B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC0B	TM26 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy the value to TM26_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	0x0000

### 1.29.21. TM26 Timer capture and compare register 1A

<b>TM26_CC1A</b>	<b>TM26 Timer capture and compare register 1A</b>
Offset Address :	Reset Value :

0x58

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM26_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC1A	TM26 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM26_CC0A for detail descriptions.	0x0000

## 1.29.22. TM26 Timer capture and compare register 1B

<b>TM26_CC1B</b>	<b>TM26 Timer capture and compare register 1B</b>
Offset Address :	Reset Value :
<b>0x5c</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM26_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC1B	Timer TM26 capture and compare register 1B for channel 1. Refer to the register descriptions of TM26_CC0B for detail descriptions.	0x0000



## 1.29.23. TM26 Register Map

TM26 Register Map

Register Number = 22

0	TM26_DIRF	0	0	0	0	Reserved										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	-----------	---	---	---	---	----------	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

MG32F02A Register Definitions (2022\_1109) Page-434

MG32F02A Register Definitions (2022\_1109) Page-435

## 1.30. Timer36 Control Registers

<b>Timer36 Control</b>	<b>(TM36) Timer Control Module-36</b>
Base Address :	<b>0x56860000</b>

## 1.30.1. TM36 Timer status register

TM36_STA	TM36 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM36_QPEF	TM36_IDXF	Reserved	TM36_DIRCF
15	14	13	12	11	10	9	8
TM36_CF3B	TM36_CF2B	TM36_CF1B	TM36_CF0B	TM36_CF3A	TM36_CF2A	TM36_CF1A	TM36_CF0A
7	6	5	4	3	2	1	0
TM36_TUF2	TM36_TUF	TM36_TOF2	TM36_TOF	TM36_EXF	TM36_BKF	Reserved	TM36_DIRF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	TM36_QPEF	Main Timer QEI phase state transition error detect flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	TM36_IDXF	Main Timer QEI external index signal input active detect and internal timer reset flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM36_DIRCF	Main Timer up/down counting direction change flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	rw	TM36_CF3B	Timer IC3 falling edge flag/OC3 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	rw	TM36_CF2B	Timer IC2 falling edge flag/OC2 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	TM36_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM36_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode. [8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag. 0 = Normal (No event occurred)	0x00

			1 = Happened (Event happened)	
11	rw	TM36_CF3A	Timer IC3 rising edge flag/OC3 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	TM36_CF2A	Timer IC2 rising edge flag/OC2 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	TM36_CF1A	Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	TM36_CF0A	Timer IC0 rising edge flag/OC0 event main flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag. [8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	TM36_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	TM36_TUF	Main Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	TM36_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM36_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM36_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	TM36_BKF	Timer break input flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	-	Reserved	Reserved	0x00
0	r	TM36_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

### 1.30.2. TM36 Timer interrupt enable register

TM36_INT	TM36 Timer interrupt enable register
----------	--------------------------------------

Offset Address : 0x04

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM36_QPE_IE	TM36_IDX_IE	Reserved	TM36_DIRC_IE
15	14	13	12	11	10	9	8
Reserved				TM36_CC3_IE	TM36_CC2_IE	TM36_CC1_IE	TM36_CC0_IE
7	6	5	4	3	2	1	0
Reserved		TM36_TIE2	TM36_TIE	TM36_EXIE	TM36_BKIE	Reserved	TM36_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	TM36_QPE_IE	Main Timer QEI phase state transition error detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	TM36_IDX_IE	Main Timer QEI external index signal input active detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM36_DIRC_IE	Main Timer up/down counting direction change interrupt enable. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	TM36_CC3_IE	Timer IC3/OC3 interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	TM36_CC2_IE	Timer IC2/OC2 interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	TM36_CC1_IE	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	TM36_CC0_IE	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM36_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM36_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM36_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	TM36_BKIE	Timer break input interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	TM36_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

## 1.30.3. TM36 Timer clock source register

<b>TM36_CLK</b>	<b>TM36 Timer clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						TM36_DTG_DIV[1:0]	
15	14	13	12	11	10	9	8
Reserved		TM36_CKI_DIV[1:0]		Reserved		TM36_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM36_CKS2_SEL	TM36_CKS_SEL	TM36_CKE_SEL[1:0]		Reserved	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	TM36_DTG_DIV	Timer internal dead time clock CK_DTG divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM36_CKI_DIV	Timer internal clock CK_TM36_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM36_CKI_SEL	Timer input clock CK_TM36 source select. 0x0 = PROC : CK_TM36_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM36_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM36_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM36_CKE_SEL	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM36_IN0) 0x3 = IN1 (TM36_IN1)	0x00
3	-	Reserved	Reserved	0x00
2..0	-	Reserved	Reserved	0x00

## 1.30.4. TM36 Timer trigger control register

<b>TM36_TRG</b>	<b>TM36 Timer trigger control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
TM36_GT2_SW	TM36_GT_SW	TM36_RST2_SW	TM36_RST_SW	Reserved		TM36_TRGO_INV	TM36_TRGO_SW
23	22	21	20	19	18	17	16
TM36_UEV_SEL[1:0]		TM36_IDX_MDS[1:0]		TM36_IDX_EN	TM36_QEI_MDS[2:0]		
15	14	13	12	11	10	9	8
TM36_TRGO_MDS[3:0]				Reserved	TM36_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0

TM36_TRG_MUX[1:0]		TM36_TRGI2_MDS[2:0]		TM36_TRGI_MDS[2:0]	
Bit	Attr	Bit Name	Description	Reset	
31	rw	TM36_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00	
30	rw	TM36_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00	
29	rw	TM36_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00	
28	rw	TM36_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00	
27..26	-	Reserved	Reserved	0x00	
25	rw	TM36_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00	
24	rw	TM36_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00	
23..22	rw	TM36_UEV_SEL	Timer UEV output select bits for TM36_TRGO. When TM36_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM36_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00	
21..20	rw	TM36_IDX_MDS	Main Timer QEI external index signal input reset timer transition state select. 0x0 = 1T2 : State change between 1 and 2 0x1 = 2T3 : State change between 2 and 3 0x2 = 3T4 : State change between 3 and 4 0x3 = 4T1 : State change between 4 and 1	0x00	
19	rw	TM36_IDX_EN	Main Timer QEI external index signal input enable. When enables and the index signal will input from TM36_ETR, the timer will reset during up counting or reload the auto-reload value during down counting if detect the index signal active pulse. 0 = Disable 1 = Enable	0x00	
18..16	rw	TM36_QEI_MDS	Main Timer quadrature encoder interface(QEI) or external input timer up/down control mode select. 0x0 = No operation (up/down control by TM36_DIR) 0x1 = IN0POS : TM36_IN0 positive (high level up count, low level down count) 0x2 = IN0NEG : TM36_IN0 negative (low level up count, high level down count) 0x3 = Reserved 0x4 = Reserved 0x5 = BOTH : Both TM36_IN0 and TM36_IN1 edge	0x00	
15..12	rw	TM36_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM36_RST (Main Timer Reset) 0x1 = EN : TM36_EN (Main Timer Enable) 0x2 = UEV : TM36_UEV (Main Timer Update event) 0x3 = TOF : TM36_TOF (Main Timer overflow) 0x4 = TUF : TM36_TUF (Main Timer underflow) 0x5 = EN2 : TM36_EN2 (Timer-2 Enable)	0x00	



			0x6 = TOF2 : TM36_TOF2 (Timer-2 overflow) 0x7 = DIR : TM36_DIR (Main Timer direction event) 0x8 = UEV2 : TM36_UEV2 (Timer-2 Update event) 0x9 = SW : TM36_TRGO_SW (software control bit) 0xA = OS0 : TM36_OS0 (channel-0 output state signal) 0xB = OS1 : TM36_OS1 (channel-1 output state signal) 0xC = OS2 : TM36_OS2 (channel-2 output state signal) 0xD = OS3 : TM36_OS3 (channel-3 output state signal) 0xE = TRGI : TM36_TRGI (internal TRGI signal) 0xF = POE : TM36_POE (Output enable register preload signal)	
11	-	Reserved	Reserved	0x00
10..8	rw	TM36_ITR_MUX	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM36_ITR0) 0x1 = ITR1 (TM36_ITR1) 0x2 = ITR2 (TM36_ITR2) 0x3 = ITR3 (TM36_ITR3) 0x4 = ITR4 (TM36_ITR4) 0x5 = ITR5 (TM36_ITR5) 0x6 = ITR6 (TM36_ITR6) 0x7 = ITR7 (TM36_ITR7)	0x00
7..6	rw	TM36_TRG_MUX	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM36_IN0) 0x3 = IN1 (TM36_IN1)	0x00
5..3	rw	TM36_TRGI2_MDS	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	TM36_TRGI_MDS	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.30.5. TM36 Timer control register 0

TM36_CR0		TM36 Timer control register 0					
Offset Address :		0x10		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_UEX_EN	TM36_USW_EN	TM36_DIR_INV	TM36_UEV_DIS	TM36_EX_INV	TM36_EX_EN	Reserved	TM36_ASTOP_EN
7	6	5	4	3	2	1	0
Reserved	TM36_DIR	TM36_MDS[1:0]		Reserved	Reserved	TM36_EN2	TM36_EN

  

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	rw	TM36_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM36_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	rw	TM36_DIR_INV	Main Timer counting direction inverted enable. 0 = Normal 1 = Inverted	0x00
12	rw	TM36_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. 0 = Enable 1 = Disable	0x00
11	rw	TM36_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM36_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	TM36_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	TM36_DIR	Main Timer counting direction bit. This bit cannot update if set PWM center-aligned mode and TM36_EN=1. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	TM36_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM36_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM36_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.30.6. TM36 Timer control register 1

<b>TM36_CR1</b>	<b>TM36 Timer control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC3B_SEN	TM36_CC2B_SEN	TM36_CC1B_SEN	TM36_CC0B_SEN	TM36_CC3A_SEN	TM36_CC2A_SEN	TM36_CC1A_SEN	TM36_CC0A_SEN

7	6	5	4	3	2	1	0
Reserved				TM36_OVR3_MDS	TM36_OVR2_MDS	TM36_OVR1_MDS	TM36_OVR0_MDS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	TM36_CC3B_SEN	Timer channel 3 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF3B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
14	rw	TM36_CC2B_SEN	Timer channel 2 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF2B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
13	rw	TM36_CC1B_SEN	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
12	rw	TM36_CC0B_SEN	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11	rw	TM36_CC3A_SEN	Timer channel 3 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF3A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
10	rw	TM36_CC2A_SEN	Timer channel 2 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF2A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
9	rw	TM36_CC1A_SEN	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	TM36_CC0A_SEN	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM36_OVR3_MDS	Timer channel 3 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
2	rw	TM36_OVR2_MDS	Timer channel 2 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
1	rw	TM36_OVR1_MDS	Timer channel 1 capture data buffer overrun mode select	0x00

			0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	
0	rw	TM36_OVR0_MDS	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

### 1.30.7. TM36 Timer CKO control register

<b>TM36_CKO</b>	<b>TM36 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM36_CKO_LCK	TM36_CKO_STA	TM36_CKO_SEL	TM36_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM36_CKO_LCK	TM36_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM36_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM36_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM36_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM36_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.30.8. TM36 Timer main counter register

<b>TM36_CNT</b>	<b>TM36 Timer main counter register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CNT[15:8]							
7	6	5	4	3	2	1	0
TM36_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CNT	Main timer/counter register.	0x0000

### 1.30.9. TM36 Timer main counter auto-reload value register

<b>TM36_ARR</b>	<b>TM36 Timer main counter auto-reload value register</b>
Offset Address :	<b>0x24</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_ARR[15:8]							
7	6	5	4	3	2	1	0
TM36_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM, 16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

### 1.30.10. TM36 Timer prescaler register

<b>TM36_PSCNT</b>	<b>TM36 Timer prescaler register</b>
Offset Address :	<b>0x28</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
TM36_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM36_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM36_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM36_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM36_CNTA	Main timer/counter alias register. This register is the alias of TM36_CNT for read only.	0x0000
15..0	rw	TM36_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.30.11. TM36 Timer prescaler auto-reload register

<b>TM36_PSARR</b>	<b>TM36 Timer prescaler auto-reload register</b>
Offset Address :	<b>0x2C</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM36_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

### 1.30.12. TM36 Timer capture and compare mode select register

<b>TM36_CCMD5</b>	<b>TM36 Timer capture and compare mode select register</b>	
Offset Address :	<b>0x30</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved				TM36_DMA_CC3E	TM36_DMA_CC2E	TM36_DMA_CC1E	TM36_DMA_CC0E
23	22	21	20	19	18	17	16
TM36_DMA_OMDS	Reserved						TM36_OC_LCK
15	14	13	12	11	10	9	8
Reserved	TM36_CC3_MDS[2:0]			Reserved	TM36_CC2_MDS[2:0]		
7	6	5	4	3	2	1	0
Reserved	TM36_CC1_MDS[2:0]			Reserved	TM36_CC0_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	TM36_DMA_CC3E	Direct memory access enable for IC3. 0 = Disable 1 = Enable	0x00
26	rw	TM36_DMA_CC2E	Direct memory access enable for OC2. 0 = Disable 1 = Enable	0x00
25	rw	TM36_DMA_CC1E	Direct memory access enable for OC1. 0 = Disable 1 = Enable	0x00
24	rw	TM36_DMA_CC0E	Direct memory access enable for OC0. 0 = Disable 1 = Enable	0x00
23	rw	TM36_DMA_OMDS	Timer output DMA request mode select. When selects ITR, the DMA request is asserted at UEV (update event) active and ITR input event has occurred before. That triggers to update the output compare register TM36_CCnB for the channels those DMA enable bit (TM36_DMA_CCnE, n={0,1,2}) is enabled. When selects UEV, the DMA request is asserted at UEV active only. 0 = UEV : UEV update event only 1 = ITR : both UEV and ITR	0x00
22..17	-	Reserved	Reserved	0x00
16	rw	TM36_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM36_CCnB reload to compare shadow buffer registers of TM36_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	TM36_CC3_MDS	Timer channel 3 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs)	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	TM36_CC2_MDS	Timer channel 2 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM)	0x00

			0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	
7	-	Reserved	Reserved	0x00
6..4	rw	TM36_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM36_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	0x00

### 1.30.13. TM36 Timer input capture control register

<b>TM36_ICCR</b>	<b>TM36 Timer input capture control register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TM36_IC3_TRGS[1:0]		TM36_IC2_TRGS[1:0]		TM36_IC1_TRGS[1:0]		TM36_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved		TM36_IC3_MUX[1:0]		Reserved		TM36_IC2_MUX[1:0]	
7	6	5	4	3	2	1	0
Reserved		TM36_IC1_MUX[1:0]		Reserved		TM36_IC0_MUX[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	rw	TM36_IC3_TRGS	Timer channel 3 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
21..20	rw	TM36_IC2_TRGS	Timer channel 2 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
19..18	rw	TM36_IC1_TRGS	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	TM36_IC0_TRGS	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00

15..14	-	Reserved	Reserved	0x00
13..12	rw	TM36_IC3_MUX	Timer channel 3 input Mux select for input capture. 0x0 = IC30 : TM36_IC3 0x1 = IC31 : TM36_ITR 0x2 = IC32 : CMP3_OUT 0x3 = IC33 : TM36_XOR	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM36_IC2_MUX	Timer channel 2 input Mux select for input capture. 0x0 = IC20 : TM36_IC2 0x1 = IC21 : TM36_ITR 0x2 = IC22 : CMP2_OUT 0x3 = IC23 : Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	TM36_IC1_MUX	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM36_IC1 0x1 = IC11 : TM36_ITR 0x2 = IC12 : CMP1_OUT 0x3 = IC13 : Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	TM36_IC0_MUX	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM36_IC0 0x1 = IC01 : TM36_ITR 0x2 = IC02 : CMP0_OUT 0x3 = IC03 : TM36_XOR	0x00

### 1.30.14. TM36 Timer output compare state register

<b>TM36_OSCR</b>	<b>TM36 Timer output compare state register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
TM36_OS3H_LCK	TM36_OS2H_LCK	TM36_OS1H_LCK	TM36_OS0H_LCK	TM36_OS3H_STA	TM36_OS2H_STA	TM36_OS1H_STA	TM36_OS0H_STA
7	6	5	4	3	2	1	0
TM36_OS3_LCK	TM36_OS2_LCK	TM36_OS1_LCK	TM36_OS0_LCK	TM36_OS3_STA	TM36_OS2_STA	TM36_OS1_STA	TM36_OS0_STA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15	rw	TM36_OS3H_LCK	TM36_OS3H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS3H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
14	rw	TM36_OS2H_LCK	TM36_OS2H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS2H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
13	rw	TM36_OS1H_LCK	TM36_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS1H_STA is	0x00



			written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	
12	rw	<b>TM36_OS0H_LCK</b>	TM36_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
11	rw	<b>TM36_OS3H_STA</b>	Timer channel 3 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
10	rw	<b>TM36_OS2H_STA</b>	Timer channel 2 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
9	rw	<b>TM36_OS1H_STA</b>	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
8	rw	<b>TM36_OS0H_STA</b>	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7	rw	<b>TM36_OS3_LCK</b>	TM36_OS3_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS3_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
6	rw	<b>TM36_OS2_LCK</b>	TM36_OS2_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS2_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
5	rw	<b>TM36_OS1_LCK</b>	TM36_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	<b>TM36_OS0_LCK</b>	TM36_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
3	rw	<b>TM36_OS3_STA</b>	Timer channel 3 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
2	rw	<b>TM36_OS2_STA</b>	Timer channel 2 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	<b>TM36_OS1_STA</b>	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

0	rw	<b>TM36_OS0_STA</b>	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
---	----	---------------------	---	------

### 1.30.15. TM36 Timer output compare control register 0

<b>TM36_OCCR0</b>	<b>TM36 Timer output compare control register 0</b>
Offset Address :	<b>0x3C</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved		TM36_OC2N_OE	
23	22	21	20	19	18	17	16
Reserved			TM36_OC1N_OE	Reserved		TM36_OC0N_OE	
15	14	13	12	11	10	9	8
Reserved			TM36_OC3_OE	Reserved		TM36_OC2_OE	
7	6	5	4	3	2	1	0
Reserved	TM36_OC1_OE2	TM36_OC1_OE1	TM36_OC1_OE0	Reserved	TM36_OC0_OE2	TM36_OC0_OE1	TM36_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27..25	-	Reserved	Reserved	0x00
24	rw	<b>TM36_OC2N_OE</b>	Timer channel 2 OC2N (complement) line output enable. 0 = Disable (output by TM36_BK2N_STA setting) 1 = Enable	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	<b>TM36_OC1N_OE</b>	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM36_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	<b>TM36_OC0N_OE</b>	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM36_BK0N_STA setting) 1 = Enable	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	<b>TM36_OC3_OE</b>	Timer channel 3 OC line output enable. 0 = Disable (output by TM36_BK3_STA setting) 1 = Enable	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	<b>TM36_OC2_OE</b>	Timer channel 2 OC line output enable. 0 = Disable (output by TM36_BK2_STA setting) 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	<b>TM36_OC1_OE2</b>	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
5	rw	<b>TM36_OC1_OE1</b>	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
4	rw	<b>TM36_OC1_OE0</b>	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	rw	<b>TM36_OC0_OE2</b>	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	<b>TM36_OC0_OE1</b>	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM36_BK0_STA setting)	0x00

			1 = Enable	
0	rw	TM36_OC0_OE0	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00

### 1.30.16. TM36 Timer output compare control register 1

<b>TM36_OCCR1</b>	<b>TM36 Timer output compare control register 1</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved			TM36_POE_SW	Reserved	TM36_POE_EN2	TM36_POE_EN1	TM36_POE_EN0
23	22	21	20	19	18	17	16
Reserved	TM36_OC1_POE2	TM36_OC1_POE1	TM36_OC1_POE0	Reserved	TM36_OC0_POE2	TM36_OC0_POE1	TM36_OC0_POE0
15	14	13	12	11	10	9	8
Reserved					TM36_OC2N_INV	TM36_OC1N_INV	TM36_OC0N_INV
7	6	5	4	3	2	1	0
TM36_OC3H_INV	TM36_OC2H_INV	TM36_OC1H_INV	TM36_OC0H_INV	TM36_OC3_INV	TM36_OC2_INV	TM36_OC1_INV	TM36_OC0_INV

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28	w	TM36_POE_SW	Timer output enable registers preload software enable bit. Refer the TM36_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
27	-	Reserved	Reserved	0x00
26	rw	TM36_POE_EN2	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	TM36_POE_EN1	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	TM36_POE_EN0	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input. 0 = Disable 1 = Enable	0x00
23	-	Reserved	Reserved	0x00
22	rw	TM36_OC1_POE2	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM36_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	TM36_OC1_POE1	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM36_OC1_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
20	rw	TM36_OC1_POE0	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM36_OC1_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	rw	TM36_OC0_POE2	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM36_OC0_OE2 register when the preload event happened.	0x00

			0 = Disable 1 = Enable	
17	rw	TM36_OC0_POE1	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM36_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	TM36_OC0_POE0	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM36_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	TM36_OC2N_INV	Timer channel 2 complement output inverse enable. 0 = Disable 1 = Enable	0x00
9	rw	TM36_OC1N_INV	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	TM36_OC0N_INV	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7	rw	TM36_OC3H_INV	Timer channel 3 output inverse enable. 0 = Disable 1 = Enable	0x00
6	rw	TM36_OC2H_INV	Timer channel 2 output inverse enable. 0 = Disable 1 = Enable	0x00
5	rw	TM36_OC1H_INV	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	TM36_OC0H_INV	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00
3	rw	TM36_OC3_INV	Timer channel 3 output inverse enable. 0 = Disable 1 = Enable	0x00
2	rw	TM36_OC2_INV	Timer channel 2 output inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	TM36_OC1_INV	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
0	rw	TM36_OC0_INV	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.30.17. TM36 Timer PWM and DTG control register

TM36_PWM		TM36 Timer PWM and DTG control register					
Offset Address :		0x44		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_DTG_DY[7:0]							
7	6	5	4	3	2	1	0
Reserved						TM36_PWM_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	rw	TM36_DTG_DY	Timer output DTG dead-time delay(CK_DTG clock time base) for all channels. Value 0 indicates disabled.	0x00
7..2	-	Reserved	Reserved	0x00
1..0	rw	TM36_PWM_MDS	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Center-aligned 0x2 = Reserved 0x3 = Reserved	0x00

### 1.30.18. TM36 Timer break and stop control register

TM36_BS	TM36 Timer break and stop control register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM36_STP2N_STA	TM36_STP1N_STA	TM36_STP0N_STA	TM36_STP3_STA	TM36_STP2_STA	TM36_STP1_STA	TM36_STP0_STA
23	22	21	20	19	18	17	16
TM36_BK3_CTL	TM36_BK2_CTL	TM36_BK1_CTL	TM36_BK0_CTL	Reserved	TM36_BKI_EN2	TM36_BKI_EN1	TM36_BKI_EN0
15	14	13	12	11	10	9	8
TM36_BKE_EN7	TM36_BKE_EN6	TM36_BKE_EN5	TM36_BKE_EN4	TM36_BKE_EN3	TM36_BKE_EN2	TM36_BKE_EN1	TM36_BKE_EN0
7	6	5	4	3	2	1	0
TM36_BKSW_EN	Reserved	Reserved	TM36_BK_MDS	TM36_BK_EN3	Reserved	Reserved	TM36_BK_EN

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	TM36_STP2N_STA	Timer BK input active or stop condition output OC2N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
29	rw	TM36_STP1N_STA	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	TM36_STP0N_STA	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	TM36_STP3_STA	Timer BK input active or stop condition output OC3 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
26	rw	TM36_STP2_STA	Timer BK input active or stop condition output OC2 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	TM36_STP1_STA	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	TM36_STP0_STA	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23	rw	TM36_BK3_CTL	Timer OC3 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP3_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
22	rw	TM36_BK2_CTL	Timer OC2 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP2_STA and	0x00

			TM36_STP2N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	
21	rw	TM36_BK1_CTL	Timer OC1 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP1_STA and TM36_STP1N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
20	rw	TM36_BK0_CTL	Timer OC0 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP0_STA and TM36_STP0N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
19	-	Reserved	Reserved	0x00
18	rw	TM36_BKI_EN2	Timer Break internal input channels' enable bit. This bit is using for CPU LOCKUP output event input. 0 = Disable 1 = Enable	0x00
17	rw	TM36_BKI_EN1	Timer Break internal input channels' enable bit. This bit is reserved for future using. 0 = Disable 1 = Enable	0x00
16	rw	TM36_BKI_EN0	Timer Break internal input channels' enable bit. This bit is using for missing clock detect(MCD) event input. 0 = Disable 1 = Enable	0x00
15	rw	TM36_BKE_EN7	Timer Break external input channels' enable bit. This bit is using for CMP3_OUT signal input. 0 = Disable 1 = Enable	0x00
14	rw	TM36_BKE_EN6	Timer Break external input channels' enable bit. This bit is using for CMP2_OUT signal input. 0 = Disable 1 = Enable	0x00
13	rw	TM36_BKE_EN5	Timer Break external input channels' enable bit. This bit is using for CMP1_OUT signal input. 0 = Disable 1 = Enable	0x00
12	rw	TM36_BKE_EN4	Timer Break external input channels' enable bit. This bit is using for CMP0_OUT signal input. 0 = Disable 1 = Enable	0x00
11	rw	TM36_BKE_EN3	Timer Break external input channels' enable bit. This bit is using for ADC0_OUT signal input. 0 = Disable 1 = Enable	0x00
10	rw	TM36_BKE_EN2	Timer Break external input channels' enable bit. This bit is using for INT_PB signal input. 0 = Disable 1 = Enable	0x00
9	rw	TM36_BKE_EN1	Timer Break external input channels' enable bit. This bit is using for INT_BOD1 signal input. 0 = Disable 1 = Enable	0x00
8	rw	TM36_BKE_EN0	Timer Break external input channels' enable bit. This bit is using for TM36_BK0 signal input. 0 = Disable 1 = Enable	0x00
7	rw	TM36_BKSW_EN	Timer software break input generation enable.	0x00

			0 = Disable 1 = Enable	
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	TM36_BK_MDS	Timer break event input control mode select. 0 = Latch mode 1 = Cycle by cycle	0x00
3	rw	TM36_BK_EN3	Timer Break Input enable for OC3. (output state stop or reset) 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM36_BK_EN	Timer Break Input enable for OC[2:0]. (output state stop or reset) 0 = Disable 1 = Enable	0x00

### 1.30.19. TM36 Timer capture and compare register 0A

<b>TM36_CC0A</b>	<b>TM36 Timer capture and compare register 0A</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC0A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC0A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC0A	TM36 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM36_CC0B when TM36_CC0B was written. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path. When both TM36_CC0A and TM36_CC0B value is equal TM36_ARR or 0x0000 in central-align mode, the output high and low width are 0x10000 clocks' width.	0x0000

### 1.30.20. TM36 Timer capture and compare register 0B

<b>TM36_CC0B</b>	<b>TM36 Timer capture and compare register 0B</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC0B[15:8]							
7	6	5	4	3	2	1	0



## TM36\_CC0B[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC0B	TM36 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy the value to TM36_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	0x0000

## 1.30.21. TM36 Timer capture and compare register 1A

## TM36\_CC1A

## TM36 Timer capture and compare register 1A

Offset Address : 0x58

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC1A	TM36 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

## 1.30.22. TM36 Timer capture and compare register 1B

## TM36\_CC1B

## TM36 Timer capture and compare register 1B

Offset Address : 0x5c

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC1B	TM36 Timer capture and compare register 1B for channel 1. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000

## 1.30.23. TM36 Timer capture and compare register 2A

## TM36\_CC2A

## TM36 Timer capture and compare register 2A



Offset Address : 0x60

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC2A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC2A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC2A	TM36 Timer capture and compare register 2A for channel 2. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

### 1.30.24. TM36 Timer capture and compare register 2B

#### TM36\_CC2B

#### TM36 Timer capture and compare register 2B

Offset Address : 0x64

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC2B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC2B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC2B	TM36 Timer capture and compare register 2B for channel 2. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000

### 1.30.25. TM36 Timer capture and compare register 3A

#### TM36\_CC3A

#### TM36 Timer capture and compare register 3A

Offset Address : 0x68

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC3A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC3A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC3A	TM36 Timer capture and compare register 3A for channel 3. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

### 1.30.26. TM36 Timer capture and compare register 3B

<b>TM36_CC3B</b>	<b>TM36 Timer capture and compare register 3B</b>
Offset Address : <b>0x6c</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC3B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC3B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC3B	Timer TM36 capture and compare register 3B for channel 3. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000

## 1.30.27. TM36 Register Map

TM36 Register Map

Register Number = 26

0	TM36_DIRF	0	TM36_IEA	0	Reserved	TM36_TRGI_MDS [2:0]	0	TM36_EN	0	TM36_OVR0_MDS	0	TM36_CKO_EN	TM36_CNT[15:0]		
1	Reserved	0	Reserved	0			0	TM36_EN2	0	TM36_OVR1_MDS	0	TM36_CKO_SEL		0	
2	TM36_BKF	0	TM36_BKIE	0	Reserved	TM36_TRGI2_MDS [2:0]	0	Reserved	0	TM36_OVR2_MDS	0	TM36_CKO_STA	0		
3	TM36_EXF	0	TM36_EXIE	0			0	Reserved	0	TM36_OVR3_MDS	0	TM36_CKO_LCK	0		
4	TM36_TOF	0	TM36_TIE	0	TM36_CKE_SEL [1:0]	0	0	TM36_MDS[1:0]	0	Reserved	0	0	0		
5	TM36_TOF2	0	TM36_TIE2	0			0	0	0		0			0	
6	TM36_TUF	0	Reserved	0	TM36_CKS_SEL	0	0	TM36_DIR	0	Reserved	0	0	0		
7	TM36_TUF2	0		0			0	0	0		0			0	
8	TM36_CF0A	0	TM36_CC0_IE	0	TM36_CK1_SEL [1:0]	0	0	TM36_ASTOP_EN	0	TM36_CC0A_SEN	0	0	0		
9	TM36_CF1A	0	TM36_CC1_IE	0			0	Reserved	0	TM36_CC1A_SEN	0			TM36_CC2A_SEN	0
10	TM36_CF2A	0	TM36_CC2_IE	0	Reserved	0	0	TM36_EX_EN	0	TM36_CC3A_SEN	0	0	0		
11	TM36_CF3A	0	TM36_CC3_IE	0			0	TM36_EX_INV	0	TM36_CC3B_SEN	0			0	
12	TM36_CFOB	0	Reserved	0	TM36_CK1_DIV [1:0]	0	0	TM36_UEV_DIS	0	TM36_CC0B_SEN	0	Reserved	0		
13	TM36_CF1B	0		0			TM36_DIR_INV	0	TM36_CC1B_SEN	0	0				
14	TM36_CF2B	0	Reserved	0	0	TM36_TRGO_MDS [3:0]	0	TM36_USW_EN	0	TM36_CC2B_SEN	0	0	0		
15	TM36_CF3B	0		0			TM36_UEX_EN	0	TM36_CC3B_SEN	0					
16	TM36_DIRCF	0	TM36_DIRC_IE	0	TM36_QEI_MDS [2:0]	0	0	0	0	0	0	0	0		
17	Reserved	0	Reserved	0			0	0	0	0	0				
18	TM36_IDXF	0	TM36_IDX_IE	0	Reserved	0	0	0	0	0	0	Reserved	0		
19	TM36_QPEF	0	TM36_QPE_IE	0			0	0	0	0	0				
20	Reserved	0	Reserved	0	Reserved	0	0	Reserved	0	0	0	0	0		
21		0		0			0		0	0	0			0	0
22		0		0			0		0	0	0			0	0
23	Reserved	0	Reserved	0	Reserved	0	0	Reserved	0	0	0	Reserved	0		
24		0		0			0		0	0	0			0	
25		0		0			0		0	0	0			0	0
26	Reserved	0	Reserved	0	Reserved	0	0	Reserved	0	0	0	Reserved	0		
27		0		0			0		0	0	0			0	
28		0		0			0		0	0	0			0	0
29	Reserved	0	Reserved	0	Reserved	0	0	Reserved	0	0	0	Reserved	0		
30		0		0			0		0	0	0			0	
31		0		0			0		0	0	0			0	0
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x20	Reset	Reset	Reset	Reset		
	TM36_STA	0x00000000	TM36_INT	TM36_CLK	TM36_TRG	TM36_CR0	TM36_CR1	TM36_CKO	TM36_CNT	0x00000000	0x00000000	0x00000000	0x00000000		

MG32F02A Register Definitions (2022\_1109) Page-460

[illegible]

## 1.31. ADC0 Control Registers

<b>ADC0 Control</b>	<b>(ADC0) Analog-to-Digital Converter Control Module-0</b>
Base Address :	<b>0x5B000000</b>

## 1.31.1. ADC0 status register

ADC0_STA		ADC0 status register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved						Reserved	ADC0_POF
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
ADC0_SUMOVRF	ADC0_SUMCF	ADC0_SUMOF	Reserved	Reserved	ADC0_WDHF	ADC0_WDIF	ADC0_WDLF
7	6	5	4	3	2	1	0
ADC0_OVRF	Reserved	ADC0_ESCNVF	Reserved	ADC0_E1CNVF	ADC0_ESMPF	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	rw	ADC0_POF	ADC0 PGA offset calibration status bit.	0x00
23..16	-	Reserved	Reserved	0x00
15	rw	ADC0_SUMOVRF	ADC0 data sum-0,1,2 register overrun flag. When clears this flag, also it clears all the ADC0_SUMn_OVRF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	rw	ADC0_SUMCF	ADC0 data sum-0,1,2 accumulation complete flag. When clears this flag, also it clears all the ADC0_SUMn_CF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	ADC0_SUMOF	ADC0 data sum-0,1,2 accumulation overflow or underflow flag. When clears this flag, also it clears all the ADC0_SUMn_OF (n=0~3) and ADC0_SUMn_UF (n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	rw	ADC0_WDHF	ADC0 voltage window detect outside high event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	ADC0_WDIF	ADC0 voltage window detect inside event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	ADC0_WDLF	ADC0 voltage window detect outside low event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	ADC0_OVRF	ADC0 conversion overrun event flag. When clears this flag, also it clears all the ADC0_DATn_OVRF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00

5	rw	<b>ADC0_ESCNVF</b>	ADC0 channel scan conversion end flag. This bit is set at the end of the conversion of a sequence channel scan. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>ADC0_E1CNVF</b>	ADC0 one-time conversion end flag. This bit is set at the end of each conversion of a channel and a new data result is available in the ADC0_DATn. When clears this flag, also it clears all the ADC0_DATn_CF(n=0~3) flags and ready to receive next data. (set by hardware and clear by software write 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>ADC0_ESMPF</b>	ADC0 sampling end flag. This bit is set at the end of the sampling phase. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.31.2. ADC0 interrupt enable register

<b>ADC0_INT</b>	<b>ADC0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>ADC0_SUMOVR_IE</b>	<b>ADC0_SUMC_IE</b>	<b>ADC0_SUMO_IE</b>	<b>Reserved</b>		<b>ADC0_WDH_IE</b>	<b>ADC0_WDI_IE</b>	<b>ADC0_WDL_IE</b>
7	6	5	4	3	2	1	0
<b>ADC0_OVR_IE</b>	<b>Reserved</b>	<b>ADC0_ESCNV_IE</b>	<b>Reserved</b>	<b>ADC0_E1CNV_IE</b>	<b>ADC0_ESMP_IE</b>	<b>Reserved</b>	<b>ADC0_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	rw	<b>ADC0_SUMOVR_IE</b>	ADC0 data sum-0,1,2 overrun event interrupt enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>ADC0_SUMC_IE</b>	ADC0 data sum-0,1,2 accumulation complete interrupt enable. 0 = Disable 1 = Enable	0x00
13	rw	<b>ADC0_SUMO_IE</b>	ADC0 data sum-0,1,2 accumulation overflow or underflow interrupt enable. 0 = Disable 1 = Enable	0x00
12..11	-	<b>Reserved</b>	Reserved	0x00
10	rw	<b>ADC0_WDH_IE</b>	ADC0 voltage window detect outside high event interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	<b>ADC0_WDI_IE</b>	ADC0 voltage window detect inside event interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>ADC0_WDL_IE</b>	ADC0 voltage window detect outside low event interrupt enable. 0 = Disable 1 = Enable	0x00

7	rw	<b>ADC0_OVR_IE</b>	ADC0 conversion overrun event interrupt enable. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>ADC0_ESCNV_IE</b>	ADC0 channel scan conversion end interrupt enable. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>ADC0_E1CNV_IE</b>	ADC0 one-time conversion end interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>ADC0_ESMP_IE</b>	ADC0 sampling end interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>ADC0_IEA</b>	ADC0 interrupt all enable. When disables, the ADC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.31.3. ADC0 clock source register

<b>ADC0_CLK</b>	<b>ADC0 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>ADC0_CK_DIV2[1:0]</b>		<b>ADC0_CK_SEL2[1:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>ADC0_CK_DIV[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..10	rw	<b>ADC0_CK_DIV2</b>	ADC0 input clock CK_PLL divider. 0x0 = DIV2 : divided by 2 0x1 = DIV4 : divided by 4 0x2 = DIV5 : divided by 5 0x3 = DIV6 : divided by 6	0x00
9..8	rw	<b>ADC0_CK_SEL2</b>	ADC0 internal sampling clock CK_ADC0_INT source select. 0x0 = CK_ADC 0x1 = CK_PLL 0x2 = TM00_TRGO (only accept TM00_TRGO_UEV, TM00_TRGO_UEV2) 0x3 = TM01_TRGO (only accept TM01_TRGO_UEV, TM01_TRGO_UEV2)	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>ADC0_CK_DIV</b>	ADC0 internal clock CK_ADC0_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV16 : divided by 16	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00



## 1.31.4. ADC0 window detect threshold register

<b>ADC0_WINDTH</b>	<b>ADC0 window detect threshold register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				ADC0_WIND_HT[11:8]			
23	22	21	20	19	18	17	16
ADC0_WIND_HT[7:0]							
15	14	13	12	11	10	9	8
Reserved				ADC0_WIND_LT[11:8]			
7	6	5	4	3	2	1	0
ADC0_WIND_LT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..16	rw	ADC0_WIND_HT	ADC0 voltage window detect higher threshold	0x0000
15..12	-	Reserved	Reserved	0x00
11..0	rw	ADC0_WIND_LT	ADC0 Voltage window detect lower threshold	0x0000

## 1.31.5. ADC0 control register 0

<b>ADC0_CR0</b>	<b>ADC0 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
ADC0_DMA_EN	Reserved						
23	22	21	20	19	18	17	16
ADC0_SMP_SEL[7:0]							
15	14	13	12	11	10	9	8
ADC0_LIM_MDS[1:0]	Reserved			Reserved	Reserved	Reserved	ADC0_CODE_FMT
7	6	5	4	3	2	1	0
ADC0_RES_SEL[1:0]	Reserved	Reserved	ADC0_MDS	ADC0_WAIT_EN	ADC0_AUTOFF_EN	ADC0_EN	

Bit	Attr	Bit Name	Description	Reset
31	rw	ADC0_DMA_EN	Direct memory access enable. When enables, hardware can get the ADC sampling data and send to DMA. For normal operation, the ADC sampling clock frequency must be slow under 1/4 ratio of AHB clock frequency. 0 = Disable 1 = Enable	0x00
30..24	-	Reserved	Reserved	0x00
23..16	rw	ADC0_SMP_SEL	ADC0 sampling time select from 0T clock to 255T clocks. Value 0 indicates 0T clock.	0x00
15..14	rw	ADC0_LIM_MDS	ADC0 output code spike limit function select 0x0 = No operation 0x1 = Skip 0x2 = Clamp 0x3 = Reserved	0x00
13..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	rw	ADC0_CODE_FMT	ADC0 data code output format select. When ADC0_MDS sets Single-End mode, this bit must set 'Unsigned'. When ADC0_MDS sets Differential mode, this bit must set '2S'. 0 = Unsigned : unsigned data format 1 = 2S : 2's complement data format	0x00
7..6	rw	ADC0_RES_SEL	ADC0 data resolution select. register. 0x0 = 12-bit	0x00

			0x1 = 10-bit 0x2 = 8-bit 0x3 = Reserved	
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	rw	ADC0_MDS	ADC0 conversion mode select. When selects differential mode, the ADC0_I4 will be fixed as differential minus input channel and ADC0_CH_MUX select the differential plus input channel except ADC0_I4 channel. 0 = Single-End 1 = Differential	0x00
2	rw	ADC0_WAIT_EN	Wait conversion mode enable for low CPU frequency . 0 = Disable 1 = Enable	0x00
1	rw	ADC0_AUTOFF_EN	Auto-off mode enable. When is enabled, ADC is automatically powered off except during active conversion phase. Also the ADC0_SMP_SEL must be increased extra value for ADC start up time about 5us after ADC auto power-on. 0 = Disable 1 = Enable	0x00
0	rw	ADC0_EN	ADC power-on enable bit. 0 = Disable 1 = Enable	0x00

### 1.31.6. ADC0 control register 1

<b>ADC0_CR1</b>	<b>ADC0 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved			ADC0_DOS_VAL[4:0]				
23	22	21	20	19	18	17	16
Reserved	ADC0_SUM_NUM[6:0]						
15	14	13	12	11	10	9	8
Reserved			ADC0_SUM_MDS		ADC0_SOVR_MDS	ADC0_OVR_MDS	
7	6	5	4	3	2	1	0
Reserved		ADC0_OUT_SEL[1:0]		ADC0_ALIGN_SEL	Reserved	ADC0_WIND_MDS	ADC0_WIND_EN

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	ADC0_DOS_VAL	ADC adjusted 2s complement value of digital offset adjuster.	0x00
23	-	Reserved	Reserved	0x00
22..16	rw	ADC0_SUM_NUM	ADC0 data sum accumulation data number. Value 0 indicates to disable accumulation and the maximum value 0x40 indicates 64 data to accumulate.	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	ADC0_SUM_MDS	ADC0 data accumulation sum channel mode select. When selects Single mode for ADC one shot conversion mode, the ADC0_SUM0_MUX selection channel data is accumulated into ADC0_SUM0. When selects All mode, the all selection channel data are accumulated one-by-one into ADC0_SUM0 only. When selects Single mode for ADC channel scan conversion mode, the ADC0_SUM1_MUX/ADC0_SUM2_MUX selection channel data are also separately accumulated into ADC0_SUM1/ADC0_SUM2. 0 = Single (Single channel) 1 = All (All selected scan channels)	0x00
9	rw	ADC0_SOVR_MDS	ADC0 data sum overrun mode select. 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old date)	0x00

8	rw	<b>ADC0_OVR_MDS</b>	ADC0 data buffer overrun mode select. 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old date)	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>ADC0_OUT_SEL</b>	ADC0_OUT output signal select. 0x0 = WDL (window detect state for outside low) 0x1 = WDI (window detect state for inside) 0x2 = WH (window detect state for outside high) 0x3 = RDY (ADC0_RDY internal data ready signal)	0x00
3	rw	<b>ADC0_ALIGN_SEL</b>	ADC0 data alignment select. 0 = Right (Right alignment) 1 = Left (Left alignment)	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>ADC0_WIND_MDS</b>	ADC0 Voltage window detect and output code spike limit function channel mode select. 0 = Single (Single channel) 1 = All (All scan channels)	0x00
0	rw	<b>ADC0_WIND_EN</b>	ADC0 Voltage window detect enable bit. 0 = Disable 1 = Enable	0x00

### 1.31.7. ADC0 channel mask register

<b>ADC0_MSK</b>	<b>ADC0 channel mask register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>ADC0_SUM2_MUX[3:0]</b>			
23	22	21	20	19	18	17	16
<b>ADC0_SUM1_MUX[3:0]</b>				<b>ADC0_SUM0_MUX[3:0]</b>			
15	14	13	12	11	10	9	8
<b>ADC0_CH_MSK15</b>	<b>ADC0_CH_MSK14</b>	<b>ADC0_CH_MSK13</b>	<b>ADC0_CH_MSK12</b>	<b>ADC0_CH_MSK11</b>	<b>ADC0_CH_MSK10</b>	<b>ADC0_CH_MSK9</b>	<b>ADC0_CH_MSK8</b>
7	6	5	4	3	2	1	0
<b>ADC0_CH_MSK7</b>	<b>ADC0_CH_MSK6</b>	<b>ADC0_CH_MSK5</b>	<b>ADC0_CH_MSK4</b>	<b>ADC0_CH_MSK3</b>	<b>ADC0_CH_MSK2</b>	<b>ADC0_CH_MSK1</b>	<b>ADC0_CH_MSK0</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27..24	rw	<b>ADC0_SUM2_MUX</b>	ADC0 input channel selection for ADC0 data sum-2 function.	0x00
23..20	rw	<b>ADC0_SUM1_MUX</b>	ADC0 input channel selection for ADC0 data sum-1 function.	0x00
19..16	rw	<b>ADC0_SUM0_MUX</b>	Analog input channel selection for ADC0 data sum-0 function.	0x00
15	rw	<b>ADC0_CH_MSK15</b>	ADC0 channel-15 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
14	rw	<b>ADC0_CH_MSK14</b>	ADC0 channel-14 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
13	rw	<b>ADC0_CH_MSK13</b>	ADC0 channel-13 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
12	rw	<b>ADC0_CH_MSK12</b>	ADC0 channel-12 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00

11	rw	<b>ADC0_CH_MSK11</b>	ADC0 channel-11 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
10	rw	<b>ADC0_CH_MSK10</b>	ADC0 channel-10 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
9	rw	<b>ADC0_CH_MSK9</b>	ADC0 channel-9 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
8	rw	<b>ADC0_CH_MSK8</b>	ADC0 channel-8 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
7	rw	<b>ADC0_CH_MSK7</b>	ADC0 channel-7 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
6	rw	<b>ADC0_CH_MSK6</b>	ADC0 channel-6 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
5	rw	<b>ADC0_CH_MSK5</b>	ADC0 channel-5 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
4	rw	<b>ADC0_CH_MSK4</b>	ADC0 channel-4 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
3	rw	<b>ADC0_CH_MSK3</b>	ADC0 channel-3 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
2	rw	<b>ADC0_CH_MSK2</b>	ADC0 channel-2 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
1	rw	<b>ADC0_CH_MSK1</b>	ADC0 channel-1 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
0	rw	<b>ADC0_CH_MSK0</b>	ADC0 channel-0 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00

## 1.31.8. ADC0 start conversion register

<b>ADC0_START</b>	<b>ADC0 start conversion register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00001000</b>

31	30	29	28	27	26	25	24
Reserved					Reserved	ADC0_CONV_MDS[1:0]	
23	22	21	20	19	18	17	16
Reserved		ADC0_TRG_SEL[1:0]		ADC0_TRG_CONT	ADC0_START_SEL[2:0]		
15	14	13	12	11	10	9	8
Reserved			ADC0_CH_SEL		ADC0_CH_MUX[3:0]		
7	6	5	4	3	2	1	0
Reserved		Reserved		Reserved		ADC0_HOLD	ADC0_START

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25..24	rw	ADC0_CONV_MDS	ADC0 conversion mode select. 0x0 = One :One shot (1-time) conversion 0x1 = Scan :Single sequence channel-scan conversion 0x2 = Loop :Continuous loop channel-scan conversion 0x3 = Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	ADC0_TRG_SEL	ADC0 start trigger selection. When selects Disable, the edge trigger detection is disabled and no start trigger signal output. When ADC0_START_SEL = SW (ADC0_START register setting), this register is no effect. 0x0 = Disable 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
19	rw	ADC0_TRG_CONT	ADC0 start trigger continuous control enable. When disables, the ADC0 conversion will convert one-time/one-channel for each start trigger. When enables, the ADC will convert one by one until stop it for One shot mode and will convert one-loop channels for Single-Loop mode. 0 = Disable 1 = Enable	0x00
18..16	rw	ADC0_START_SEL	ADC0 start control source select. 0x0 = SW : ADC0_START register setting 0x1 = TM00 : TM00_TRGO 0x2 = PIN : ADC0_TRG : ADC external trigger pin 0x3 = CMP0 : CMP0_OUT 0x4 = CMP1 : CMP1_OUT 0x5 = TM01 : TM01_TRGO 0x6 = TM20 : TM20_TRGO 0x7 = TM36 : TM36_TRGO	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	ADC0_CH_SEL	ADC0 input channel Mux external or internal channel selection. When selects EXT, the input Mux channel 0~15 are mapping to external channel 0~15. When selects INT, the input Mux channel 0~3 are mapping to internal channel 0~3 for internal voltage source VSSA, IVREF, DAC_P0, VBUF and the input Mux will be HiZ if selects channel 5~14. Channel 4 and 15 is reserved for internal using. 0 = EXT : external channels 1 = INT : internal channels	0x01
11..8	rw	ADC0_CH_MUX	ADC0 input channel Mux selection. The selected channel is also used to select the channel of voltage window detect channel and data limit. These bits are no effect for Scan/Loop mode. Refer to the register descriptions of ADC0_CH_SEL for the	0x00

			detail. When ADC0_CH_SEL=0, these bits are used to select the external input channel. When ADC0_CH_SEL=1, these bits are used to select the internal input channel.	
7..6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	ADC0_HOLD	ADC0 hold conversion command. 0 = Disable 1 = Enable	0x00
0	rw	ADC0_START	ADC0 start conversion command. (set by software and clear by hardware)	0x00

### 1.31.9. ADC0 analog control register

<b>ADC0_ANA</b>	<b>ADC0 analog control register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved		ADC0_BUF_BIAS	Reserved		Reserved	
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved		Reserved	ADC0_PGA_EN	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..13	-	Reserved	Reserved	0x00
12	rw	ADC0_BUF_BIAS	ADC0 input buffer bias current control.	0x00
11..10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	rw	ADC0_PGA_EN	ADC0 input buffer and PGA enable bit. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.31.10. ADC0 calibration control register

<b>ADC0_CAL</b>	<b>ADC0 calibration control register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		ADC0_REFT[5:0]					
23	22	21	20	19	18	17	16
Reserved		ADC0_REFM[5:0]					
15	14	13	12	11	10	9	8
Reserved		ADC0_REFB[5:0]					
7	6	5	4	3	2	1	0
Reserved				ADC0_CAL_POFFT	ADC0_CAL_AZEN	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00

29..24	r	<b>ADC0_REFT</b>	ADC0 reference voltage top level setting.	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..16	r	<b>ADC0_REFM</b>	ADC0 reference voltage middle level setting.	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..8	r	<b>ADC0_REFB</b>	ADC0 reference voltage bottom level setting.	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>ADC0_CAL_POFFT</b>	ADC0 PGA offset calibration function enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>ADC0_CAL_AZEN</b>	ADC0 calibration auto-zero function enable. 0 = Disable 1 = Enable	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

### 1.31.11. ADC0 gain control register

<b>ADC0_GAIN</b>	<b>ADC0 gain control register</b>
Offset Address :	<b>0x2C</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>ADC0_OFFT_PGA[5:0]</b>					
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>Reserved</b>			
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>ADC0_GAIN_PGA[5:0]</b>					

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..16	rw	<b>ADC0_OFFT_PGA</b>	ADC0 input PGA offset adjust bits.	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..0	rw	<b>ADC0_GAIN_PGA</b>	ADC input PGA gain adjust bits. Gain range is 1 ~ 4. ADC Gain is equal : $(1 + (ADC0\_GAIN\_PGA * 3)) / (63 + (63 - ADC0\_GAIN\_PGA) * 3)$	0x00

### 1.31.12. ADC0 accumulator sum result register 0

<b>ADC0_SUM0</b>	<b>ADC0 accumulator sum result register 0</b>
Offset Address :	<b>0x30</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>ADC0_SUM0_OVRF</b>	<b>ADC0_SUM0_CF</b>	<b>ADC0_SUM0_OF</b>	<b>ADC0_SUM0_UF</b>	<b>Reserved</b>			
15	14	13	12	11	10	9	8
<b>ADC0_SUM0_DAT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>ADC0_SUM0_DAT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23	rw	<b>ADC0_SUM0_OVRF</b>	ADC0 data sum register-0 overwrite/overflow indication status bit. Software need to clear both ADC0_SUM0_OVRF and ADC0_SUM0_CF and avoid getting extra invalid ADC0_SUM0_OVRF. (set by hardware and clear by software)	0x00



			writing 1)	
22	rw	<a href="#">ADC0_SUM0_CF</a>	ADC0 data sum-0 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	<a href="#">ADC0_SUM0_OF</a>	ADC0 data sum-0 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	<a href="#">ADC0_SUM0_UF</a>	ADC0 data sum-0 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	<a href="#">Reserved</a>	Reserved	0x00
15..0	rw	<a href="#">ADC0_SUM0_DAT</a>	ADC0 data accumulator sum-0 result.	0x0000

### 1.31.13. ADC0 accumulator sum result register 1

<a href="#">ADC0_SUM1</a>	<b>ADC0 accumulator sum result register 1</b>
Offset Address :	<a href="#">0x34</a> Reset Value : <a href="#">0x00000000</a>

31	30	29	28	27	26	25	24
<a href="#">Reserved</a>							
23	22	21	20	19	18	17	16
<a href="#">ADC0_SUM1_OVRF</a>	<a href="#">ADC0_SUM1_CF</a>	<a href="#">ADC0_SUM1_OF</a>	<a href="#">ADC0_SUM1_UF</a>	<a href="#">Reserved</a>			
15	14	13	12	11	10	9	8
<a href="#">ADC0_SUM1_DAT[15:8]</a>							
7	6	5	4	3	2	1	0
<a href="#">ADC0_SUM1_DAT[7:0]</a>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<a href="#">Reserved</a>	Reserved	0x00
23	rw	<a href="#">ADC0_SUM1_OVRF</a>	ADC0 data sum register-1 overwrite/overrun indication status bit. Software need to clear both <a href="#">ADC0_SUM1_OVRF</a> and <a href="#">ADC0_SUM1_CF</a> and avoid getting extra invalid <a href="#">ADC0_SUM1_OVRF</a> . (set by hardware and clear by software writing 1)	0x00
22	rw	<a href="#">ADC0_SUM1_CF</a>	ADC0 data sum-1 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	<a href="#">ADC0_SUM1_OF</a>	ADC0 data sum-1 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	<a href="#">ADC0_SUM1_UF</a>	ADC0 data sum-1 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	<a href="#">Reserved</a>	Reserved	0x00
15..0	rw	<a href="#">ADC0_SUM1_DAT</a>	ADC0 data accumulator sum-1 result	0x0000

### 1.31.14. ADC0 accumulator sum result register 2

<a href="#">ADC0_SUM2</a>	<b>ADC0 accumulator sum result register 2</b>
Offset Address :	<a href="#">0x38</a> Reset Value : <a href="#">0x00000000</a>

31	30	29	28	27	26	25	24
<a href="#">Reserved</a>							
23	22	21	20	19	18	17	16
<a href="#">ADC0_SUM2_OVRF</a>	<a href="#">ADC0_SUM2_CF</a>	<a href="#">ADC0_SUM2_OF</a>	<a href="#">ADC0_SUM2_UF</a>	<a href="#">Reserved</a>			
15	14	13	12	11	10	9	8
<a href="#">ADC0_SUM2_DAT[15:8]</a>							
7	6	5	4	3	2	1	0
<a href="#">ADC0_SUM2_DAT[7:0]</a>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<a href="#">Reserved</a>	Reserved	0x00
23	rw	<a href="#">ADC0_SUM2_OVRF</a>	ADC0 data sum register-1 overwrite/overrun indication status bit. Software need to clear both <a href="#">ADC0_SUM2_OVRF</a> and <a href="#">ADC0_SUM2_CF</a> and avoid getting extra invalid	0x00



			ADC0_SUM2_OVRF. (set by hardware and clear by software writing 1)	
22	rw	ADC0_SUM2_CF	ADC0 data sum-2 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	ADC0_SUM2_OF	ADC0 data sum-2 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	ADC0_SUM2_UF	ADC0 data sum-2 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	Reserved	Reserved	0x00
15..0	rw	ADC0_SUM2_DAT	ADC0 data accumulator sum-2 result	0x0000

### 1.31.15. ADC0 Temperature Sensor calibration register

<b>ADC0_TCAL</b>	<b>ADC0 Temperature Sensor calibration register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				ADC0_TCAL1[11:8]			
23	22	21	20	19	18	17	16
ADC0_TCAL1[7:0]							
15	14	13	12	11	10	9	8
Reserved				ADC0_TCAL0[11:8]			
7	6	5	4	3	2	1	0
ADC0_TCAL0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..16	r	ADC0_TCAL1	Temperature Sensor calibration ADC value 1.	0x0000
15..12	-	Reserved	Reserved	0x00
11..0	r	ADC0_TCAL0	Temperature Sensor calibration ADC value 0.	0x0000

### 1.31.16. ADC0 conversion data register 0

<b>ADC0_DAT0</b>	<b>ADC0 conversion data register 0</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
ADC0_DAT0_CH[3:0]				Reserved			
23	22	21	20	19	18	17	16
ADC0_DAT0_OVRF	ADC0_DAT0_CF	Reserved			ADC0_DAT0_WDHF	ADC0_DAT0_WDIF	ADC0_DAT0_WDLF
15	14	13	12	11	10	9	8
ADC0_DAT0[15:8]							
7	6	5	4	3	2	1	0
ADC0_DAT0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..28	r	ADC0_DAT0_CH	ADC0 data conversion channel number. These bits are used to indicate the active channel number for the capture ADC data in the register of ADC0_DAT0.	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	ADC0_DAT0_OVRF	ADC0 conversion data register-0 overwrite/overflow indication status bit. Software need to clear both ADC0_DAT0_OVRF and ADC0_DAT0_CF and avoid getting extra invalid ADC0_DAT0_OVRF. (set by hardware and clear by software writing 1)	0x00
22	rw	ADC0_DAT0_CF	ADC0 conversion data-0 complete in 1-time and data ready status bit. (set by hardware and clear by software writing 1)	0x00
21..19	-	Reserved	Reserved	0x00
18	rw	ADC0_DAT0_WDHF	ADC0 voltage window detect outside high event flag. (set by	0x00

			hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
17	rw	ADC0_DAT0_WDIF	ADC0 voltage window detect inside event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	ADC0_DAT0_WDLF	ADC0 voltage window detect outside low event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15..0	r	ADC0_DAT0	ADC0 conversion data-0. User read this data and also clear ADC0_DAT0_CF/ADC0_DAT0_OVRF, then chip is ready to receive next ADC data.	0x0000

## 1.31.17. ADC0 Register Map

ADC0 Register Map

Register Number = 16

0	Reserved	0	ADC0_I EA	0	Reserved	0	ADC0_WIND_LT [11:0]	0	ADC0_EN	0	ADC0_WIND_EN	0	ADC0_CH_MSK0	0	ADC0_START																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
1	Reserved	0	Reserved	0	Reserved	0		ADC0_AUTOFF_EN	0	ADC0_WIND_MDS	0	Reserved	0	ADC0_CH_MSK1	0	ADC0_HOLD																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
2	ADC0_ESMPF	0	ADC0_ESMP_IE	0	Reserved	0		ADC0_WAIT_EN	0	ADC0_MDS	0	ADC0_ALIGN_SEL	0	ADC0_CH_MSK2	0	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
3	ADC0_ETCNV	0	ADC0_ETCNV_IE	0	Reserved	0		Reserved	0	Reserved	0	ADC0_OUT_SEL [1:0]	0	ADC0_CH_MSK3	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
4	Reserved	0	Reserved	0	Reserved	0		Reserved	0	Reserved	0	ADC0_CH_MSK4	0	ADC0_CH_MSK4	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
5	ADC0_ESCNV	0	ADC0_ESCNV_IE	0	Reserved	0		Reserved	0	Reserved	0	Reserved	0	ADC0_CH_MSK5	0	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
6	Reserved	0	Reserved	0	Reserved	0		ADC0_RES_SEL [1:0]	0	Reserved	0	Reserved	0	ADC0_CH_MSK6	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
7	ADC0_OVR	0	ADC0_OVR_IE	0	Reserved	0		ADC0_CODE_FMT [1:0]	0	Reserved	0	ADC0_OVR_MDS	0	ADC0_CH_MSK7	0	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
8	ADC0_WDLF	0	ADC0_WDL_IE	0	Reserved	0		Reserved	0	Reserved	0	ADC0_SOVR_MDS	0	ADC0_CH_MSK8	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
9	ADC0_WDIF	0	ADC0_WDI_IE	0	Reserved	0		Reserved	0	Reserved	0	ADC0_SUM_MDS	0	ADC0_CH_MSK9	0	ADC0_CH_MUX [3:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
10	ADC0_WDHF	0	ADC0_WDH_IE	0	Reserved	0	Reserved	0	Reserved	0	ADC0_SUM_MDS	0	ADC0_CH_MSK10	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
11	Reserved	0	Reserved	0	Reserved	0	ADC0_CK_DIV2 [1:0]	0	Reserved	0	ADC0_SUM_MDS	0	ADC0_CH_MSK11	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
12	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	ADC0_CH_MSK12	0	ADC0_CH_SEL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
13	ADC0_SUMOF	0	ADC0_SUMO_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	ADC0_CH_MSK13	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
14	ADC0_SUMCF	0	ADC0_SUMC_IE	0	Reserved	0	Reserved	0	ADC0_LIM_MDS [1:0]	0	Reserved	0	ADC0_CH_MSK14	0	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
15	ADC0_SUMOVR	0	ADC0_SUMOVR_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	ADC0_CH_MSK15	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
16	Reserved	0	Reserved	0	Reserved	0	ADC0_WIND_HT [11:0]	0	ADC0_SMP_SEL [7:0]	0	ADC0_SUM_NUM [6:0]	0	ADC0_SUM0_MUX [3:0]	0	ADC0_START_SEL [2:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
17		0		0		0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

MG32F02A Register Definitions (2022\_1109) Page-476

## 1.32. Analog Comparator Registers

<b>Analog Comparator</b>	<b>(CMP) Analog Comparator Control</b>
Base Address :	<b>0x5C000000</b>

## 1.32.1. CMP Analog comparator status register

<b>CMP_STA</b>		<b>CMP Analog comparator status register</b>	
Offset Address :	<b>0x00</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CMP_AC3_FF	CMP_AC3_RF	Reserved	CMP_AC3_S	CMP_AC2_FF	CMP_AC2_RF	Reserved	CMP_AC2_S
7	6	5	4	3	2	1	0
CMP_AC1_FF	CMP_AC1_RF	Reserved	CMP_AC1_S	CMP_AC0_FF	CMP_AC0_RF	Reserved	CMP_AC0_S

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	CMP_AC3_FF	Analog comparator CMP3 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	rw	CMP_AC3_RF	Analog comparator CMP3 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	-	Reserved	Reserved	0x00
12	r	CMP_AC3_S	Analog comparator CMP3 result status. When CMP3_INV =0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP3_INV =1.	0x00
11	rw	CMP_AC2_FF	Analog comparator CMP2 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	CMP_AC2_RF	Analog comparator CMP2 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	r	CMP_AC2_S	Analog comparator CMP2 result status. When CMP2_INV =0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP2_INV =1.	0x00
7	rw	CMP_AC1_FF	Analog comparator CMP1 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	CMP_AC1_RF	Analog comparator CMP1 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	-	Reserved	Reserved	0x00
4	r	CMP_AC1_S	Analog comparator CMP1 result status. When CMP1_INV =0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if	0x00

			analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP1_INV =1.	
3	rw	<b>CMP_AC0_FF</b>	Analog comparator CMP0 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>CMP_AC0_RF</b>	Analog comparator CMP0 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	r	<b>CMP_AC0_S</b>	Analog comparator CMP0 result status. When CMP0_INV =0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP0_INV =1.	0x00

### 1.32.2. CMP Analog comparator interrupt enable register

<b>CMP_INT</b>	<b>CMP Analog comparator interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>CMP_AC3_FIE</b>	<b>CMP_AC3_RIE</b>	<b>Reserved</b>		<b>CMP_AC2_FIE</b>	<b>CMP_AC2_RIE</b>	<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>CMP_AC1_FIE</b>	<b>CMP_AC1_RIE</b>	<b>Reserved</b>		<b>CMP_AC0_FIE</b>	<b>CMP_AC0_RIE</b>	<b>Reserved</b>	<b>CMP_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	rw	<b>CMP_AC3_FIE</b>	Analog comparator CMP3 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>CMP_AC3_RIE</b>	Analog comparator CMP3 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00
13..12	-	<b>Reserved</b>	Reserved	0x00
11	rw	<b>CMP_AC2_FIE</b>	Analog comparator CMP2 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>CMP_AC2_RIE</b>	Analog comparator CMP2 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>CMP_AC1_FIE</b>	Analog comparator CMP1 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	<b>CMP_AC1_RIE</b>	Analog comparator CMP1 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>CMP_AC0_FIE</b>	Analog comparator CMP0 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>CMP_AC0_RIE</b>	Analog comparator CMP0 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00

1	-	Reserved	Reserved	0x00
0	rw	CMP_IEA	Analog comparator interrupt all enable. When disables, the Analog comparator global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.32.3. CMP Analog comparator analog control register

CMP_ANA		CMP Analog comparator analog control register	
Offset Address :	0x0C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CMP_IVREF2_RS[5:0]						Reserved	CMP_IVREF2_EN
7	6	5	4	3	2	1	0
CMP_IVREF_RS[5:0]						Reserved	CMP_IVREF_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	rw	CMP_IVREF2_RS	Analog comparator 2nd internal reference (R-ladder) voltage select. The output is equal $VDD \cdot [Register\_Value] / 63$ .	0x00
9	-	Reserved	Reserved	0x00
8	rw	CMP_IVREF2_EN	Comparator CMP1 power-on enable bit. 0 = Disable 1 = Enable	0x00
7..2	rw	CMP_IVREF_RS	Analog comparator main internal reference (R-ladder) voltage select. The output is equal $VDD \cdot [Register\_Value] / 63$ .	0x00
1	-	Reserved	Reserved	0x00
0	rw	CMP_IVREF_EN	Comparator CMP0 power-on enable bit. 0 = Disable 1 = Enable	0x00

### 1.32.4. CMP Analog comparator-0 control register

CMP_CR0		CMP Analog comparator-0 control register	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				Reserved			
23	22	21	20	19	18	17	16
Reserved				CMP_AC0_FSEL[1:0]		CMP_AC0_PINV	CMP_AC0_INV
15	14	13	12	11	10	9	8
Reserved		CMP_AC0_NMUX[2:0]			Reserved	CMP_AC0_PMUX[2:0]	
7	6	5	4	3	2	1	0
Reserved		Reserved		CMP_AC0_RES	Reserved	Reserved	CMP_AC0_EN

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	CMP_AC0_FDIV	CMP0 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4	0x00

			0x3 = DIV8 : divided by 8	
19..18	rw	<b>CMP_AC0_FSEL</b>	CMP0 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the CMP_AC0_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	0x00
17	rw	<b>CMP_AC0_PINV</b>	CMP0 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	<b>CMP_AC0_INV</b>	CMP0 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14..12	rw	<b>CMP_AC0_NMUX</b>	CMP0 Analog input negative channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>CMP_AC0_PMUX</b>	CMP0 Analog input positive channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>CMP_AC0_RES</b>	CMP0 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CMP_AC0_EN</b>	Analog comparator CMP0 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

### 1.32.5. CMP Analog comparator-1 control register

<b>CMP_CR1</b>		<b>CMP Analog comparator-1 control register</b>					
Offset Address :		<b>0x14</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>CMP_AC1_FDIV[1:0]</b>		<b>CMP_AC1_FSEL[1:0]</b>		<b>CMP_AC1_PINV</b>	<b>CMP_AC1_INV</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>CMP_AC1_NMUX[2:0]</b>		<b>Reserved</b>		<b>CMP_AC1_PMUX[2:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>CMP_AC1_RES</b>	<b>Reserved</b>		<b>CMP_AC1_EN</b>
Bit	Attr	Bit Name		Description		Reset	
31..24	-	<b>Reserved</b>		Reserved		0x00	



23..22	-	Reserved	Reserved	0x00
21..20	rw	<b>CMP_AC1_FDIV</b>	CMP1 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
19..18	rw	<b>CMP_AC1_FSEL</b>	CMP1 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the CMP_AC1_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	0x00
17	rw	<b>CMP_AC1_PINV</b>	CMP1 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	<b>CMP_AC1_INV</b>	CMP1 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	<b>CMP_AC1_NMUX</b>	CMP1 Analog input negative channel selection. 0x0 = IVREF2 0x1 = CMP1_I0 0x2 = CMP1_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	<b>CMP_AC1_PMUX</b>	CMP1 Analog input positive channel selection. 0x0 = IVREF2 0x1 = CMP1_I0 0x2 = CMP1_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	<b>CMP_AC1_RES</b>	CMP1 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	<b>CMP_AC1_EN</b>	Analog comparator CMP1 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

### 1.32.6. CMP Analog comparator-2 control register

<b>CMP_CR2</b>							
<b>CMP Analog comparator-2 control register</b>							
Offset Address :				Reset Value :			
0x18				0x00000000			
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		<b>CMP_AC2_FDIV[1:0]</b>		<b>CMP_AC2_FSEL[1:0]</b>		<b>CMP_AC2_PINV</b>	<b>CMP_AC2_INV</b>
15	14	13	12	11	10	9	8
Reserved		<b>CMP_AC2_NMUX[2:0]</b>		Reserved		<b>CMP_AC2_PMUX[2:0]</b>	
7	6	5	4	3	2	1	0
Reserved				<b>CMP_AC2_RES</b>	Reserved		<b>CMP_AC2_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	CMP_AC2_FDIV	CMP2 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
19..18	rw	CMP_AC2_FSEL	CMP2 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the CMP_AC2_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	0x00
17	rw	CMP_AC2_PINV	CMP2 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	CMP_AC2_INV	CMP2 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	CMP_AC2_NMUX	CMP2 Analog input negative channel selection. 0x0 = IVREF2 0x1 = CMP2_I0 0x2 = CMP2_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	CMP_AC2_PMUX	CMP2 Analog input positive channel selection. 0x0 = IVREF2 0x1 = CMP2_I0 0x2 = CMP2_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	CMP_AC2_RES	CMP2 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	CMP_AC2_EN	Analog comparator CMP2 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

### 1.32.7. CMP Analog comparator-3 control register

CMP_CR3		CMP Analog comparator-3 control register					
Offset Address :		0x1C		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		CMP_AC3_FDIV[1:0]		CMP_AC3_FSEL[1:0]		CMP_AC3_PINV	CMP_AC3_INV
15	14	13	12	11	10	9	8

Reserved	CMP_AC3_NMUX[2:0]			Reserved	CMP_AC3_PMUX[2:0]		
7	6	5	4	3	2	1	0
Reserved				CMP_AC3_RES	Reserved		CMP_AC3_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	CMP_AC3_FDIV	CMP3 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
19..18	rw	CMP_AC3_FSEL	CMP3 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the CMP_AC2_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	0x00
17	rw	CMP_AC3_PINV	CMP3 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	CMP_AC3_INV	CMP3 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	CMP_AC3_NMUX	CMP3 Analog input negative channel selection. 0x0 = IVREF2 0x1 = CMP3_I0 0x2 = CMP3_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	CMP_AC3_PMUX	CMP3 Analog input positive channel selection. 0x0 = IVREF2 0x1 = CMP3_I0 0x2 = CMP3_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_Core	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	CMP_AC3_RES	CMP3 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	CMP_AC3_EN	Analog comparator CMP3 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

## 1.32.8. CMP Register Map

CMP Register Map

Register Number = 7

0	CMP_AC0_S	0	CMP_IEA	0	CMP_IVREF_EN	0	CMP_AC0_EN	0	CMP_AC1_EN	0	CMP_AC2_EN	0	CMP_AC3_EN	0														
1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0														
2	CMP_AC0_RF	0	CMP_AC0_RIE	0	CMP_IVREF_RS [5:0]	0	CMP_AC0_RES	0	CMP_AC1_RES	0	CMP_AC2_RES	0	CMP_AC3_RES	0														
3	CMP_AC0_FF	0	CMP_AC0_FIE	0		0	0	0	0	0	0	0	0	0														
4	CMP_AC1_S	0	Reserved	0		0	0	0	0	0	0	0	0	0														
5	Reserved	0	0	0	0	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0														
6	CMP_AC1_RF	0	CMP_AC1_RIE	0	0	0	0	0	0	0	0	0	0	0														
7	CMP_AC1_FF	0	CMP_AC1_FIE	0	CMP_IVREF2_EN Reserved	0	0	0	0	0	0	0	0	0														
8	CMP_AC2_S	0	Reserved	0		0	0	CMP_AC1_PMUX [2:0]	0	CMP_AC1_PMUX [2:0]	0	CMP_AC2_PMUX [2:0]	0	CMP_AC3_PMUX [2:0]	0													
9	Reserved	0	0	0		0	0	0	0	0	0	0	0	0	0													
10	CMP_AC2_RF	0	CMP_AC2_RIE	0	CMP_IVREF2_RS [5:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0														
11	CMP_AC2_FF	0	CMP_AC2_FIE	0		0	0	0	0	0	0	0	0	0	0													
12	CMP_AC3_S	0	Reserved	0		0	0	CMP_AC0_NMUX [2:0]	0	CMP_AC1_NMUX [2:0]	0	CMP_AC2_NMUX [2:0]	0	CMP_AC3_NMUX [2:0]	0													
13	Reserved	0	0	0		0	0	0	0	0	0	0	0	0	0													
14	CMP_AC3_RF	0	CMP_AC3_RIE	0	0	0	0	0	Reserved	0	Reserved	0	Reserved	0														
15	CMP_AC3_FF	0	CMP_AC3_FIE	0	0	0	0	0	0	0	0	0	0	0														
16	Reserved	0	Reserved	0	Reserved	0	CMP_AC0_INV	0	CMP_AC1_INV	0	CMP_AC2_INV	0	CMP_AC3_INV	0														
17		0		CMP_AC0_PINV		0	CMP_AC1_PINV	0	CMP_AC2_PINV	0	CMP_AC3_PINV	0																
18		0		CMP_AC0_FSEL [1:0]		0	CMP_AC1_FSEL [1:0]	0	CMP_AC2_FSEL [1:0]	0	CMP_AC3_FSEL [1:0]	0																
19		0		0		0	0	0	0	0	0	0																
20		0		0		0	0	0	0	0	0	0																
21		0		0		0	0	0	0	0	0	0																
22		0		0		0	0	0	0	0	0	0																
23		0		0		0	0	0	0	0	0	0																
24		0		0		0	0	0	0	0	0	0																
25		0		0		0	0	0	0	0	0	0																
26	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
27	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
31	0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0														
Offset	Register																											
	0x00	CMP_STA	0x00000000	Reset	0x04	CMP_INT	0x00000000	Reset	0x0C	CMP_ANA	0x00000000	Reset	0x10	CMP_CR0	0x00000000	Reset	0x14	CMP_CR1	0x00000000	Reset	0x18	CMP_CR2	0x00000000	Reset	0x1C	CMP_CR3	0x00000000	Reset

### 1.33. DAC Control Registers

<b>DAC Control</b>	<b>(DAC) Digital-to-Analog Converter Control</b>
Base Address :	<b>0x5C080000</b>

#### 1.33.1. DAC status register

DAC_STA	DAC status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DAC_UDR0F	Reserved				Reserved	DAC_RDY0F	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	DAC_UDR0F	DAC-0 conversion underrun event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6..3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	DAC_RDY0F	DAC-0 ready flag to update new data to data register. It will be set by hardware when DAC power-on. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

#### 1.33.2. DAC interrupt enable register

DAC_INT	DAC interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
DAC_UDR0_IE	Reserved				Reserved	DAC_RDY0_IE	DAC_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	DAC_UDR0_IE	DAC-0 conversion underrun event interrupt enable. 0 = Disable 1 = Enable	0x00
6..3	-	Reserved	Reserved	0x00

2	-	Reserved	Reserved	0x00
1	rw	DAC_RDY0_IE	DAC-0 ready to update new data to data register interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	DAC_IEA	DAC interrupt all enable. When disables, the DAC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.33.3. DAC control register 0

<b>DAC_CR0</b>	<b>DAC control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DAC_DMA_EN	Reserved						
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved		DAC_TRG0_SEL[1:0]		Reserved	DAC_START0_SEL[2:0]		
7	6	5	4	3	2	1	0
Reserved	DAC_RES0_SEL	Reserved	DAC_ALIGN0_SEL	DAC_CM0D0_SEL[1:0]		Reserved	DAC_DA0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	DAC_DMA_EN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and send to DAC output. 0 = Disable 1 = Enable	0x00
30..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	DAC_TRG0_SEL	DAC-0 start trigger selection. When selects Disable, the edge trigger detection is disabled and no start trigger signal output. When DAC_START0_SEL = WDAT (DAC_DAT0 register written), this register is no effect. 0x0 = Disable 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	DAC_START0_SEL	DAC-0 start trigger control source select. When DAC_DMA_EN = Enable, 0x0(WDAT) register written mode is not support. 0x0 = WDAT : DAC_DAT0 register written 0x1 = PIN : DAC_TRG external trigger pin 0x2 = CMP0 : CMP0_OUT 0x3 = TM00 : TM00_TRGO 0x4 = TM01 : TM01_TRGO 0x5 = TM10 : TM10_TRGO 0x6 = ITR6 : APB_ITR6 0x7 = ITR7 : APB_ITR7	0x00
7	-	Reserved	Reserved	0x00
6	rw	DAC_RES0_SEL	DAC-0 data resolution select. register. Lower resolution allows faster conversion times for applications. 0x0 = 10-bit 0x1 = 8-bit	0x00
5	-	Reserved	Reserved	0x00

4	rw	<b>DAC_ALIGN0_SEL</b>	DAC-0 data alignment select. 0 = Right (Right alignment) 1 = Left (Left alignment)	0x00
3..2	rw	<b>DAC_CMOD0_SEL</b>	DAC-0 output current mode select. 0x0 = M0 : 0.5mA full-scale output current 0x1 = M1 : 1mA full-scale output current 0x2 = Reserved 0x3 = M2 : 2mA full-scale output current	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>DAC_DA0_EN</b>	DAC-0 power-on enable bit. 0 = Disable 1 = Enable	0x00

#### 1.33.4. DAC conversion data register 0

<b>DAC_DAT0</b>	<b>DAC conversion data register 0</b>
Offset Address :	<b>0x20</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DAC_DAT0[15:8]							
7	6	5	4	3	2	1	0
DAC_DAT0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..0	rw	<b>DAC_DAT0</b>	DAC-0 conversion data register. This register is the data buffer to copy to the conversion output register DAC_DOR0 when the conversion trigger event is occurred. It will clear the DAC_RDY0F and DAC_UDR0F flag when writes this data register.	0x0000

#### 1.33.5. DAC conversion output register 0

<b>DAC_DOR0</b>	<b>DAC conversion output register 0</b>
Offset Address :	<b>0x28</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DAC_DOR0[15:8]							
7	6	5	4	3	2	1	0
DAC_DOR0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..0	r	<b>DAC_DOR0</b>	DAC-0 conversion output register. When this register value is changed, the DAC analog output get to the stable state after a minimum settling time.	0x0000

## 1.33.6. DAC Register Map

DAC Register Map

Register Number = 5

0	Reserved	DAC_1EA	DAC_DA0_EN	DAC_DAT0[15:0]																DAC_DOR0[15:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
1	DAC_RDY0F	DAC_RDY0_IE	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
2	Reserved	Reserved	DAC_CMODO_SEL [1:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
3	Reserved		DAC_ALIGN0_SEL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
4	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
5	Reserved		DAC_RES0_SEL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
6	DAC_UDR0F		DAC_UDR0_IE	DAC_DAT0[15:0]																DAC_DOR0[15:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
7	DAC_UDR0F		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
8	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
9			DAC_START0_SEL [2:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
10			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
11			DAC_TRG0_SEL [1:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
12	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
13	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
14			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
15			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
16			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
17	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
18			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
19			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
20			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
21	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
22			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
23			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
24			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
25	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
26			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
27			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
28			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
29	Reserved		Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
30			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
31			Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
Offset			Register			DAC_STA																DAC_INT																DAC_CR0																DAC_DAT0																DAC_DOR0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
	0x00	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



## 1.34. IWDT Control Registers

<b>IWDT Control</b>	<b>(IWDT) Independent Watch Dog Timer Control</b>
Base Address :	<b>0x5D000000</b>

## 1.34.1. IWDT status register

IWDT_STA	IWDT status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				IWDT_EW1F	IWDT_EW0F	IWDT_TF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	IWDT_EW1F	IWDT early wakeup-1 flag. This bit is set when the counter value reaches to 0x40. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	IWDT_EW0F	IWDT early wakeup-0 flag. This bit is set when the counter value reaches to 0x20. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	IWDT_TF	IWDT timer timeout interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

## 1.34.2. IWDT interrupt enable register

IWDT_INT	IWDT interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				IWDT_EW1_IE	IWDT_EW0_IE	IWDT_TIE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	IWDT_EW1_IE	IWDT early wakeup-1 interrupt enable. 0 = Disable 1 = Enable	0x00

2	rw	<b>IWDT_EW0_IE</b>	IWDT early wakeup-0 interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	<b>IWDT_TIE</b>	IWDT timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.34.3. IWDT clock source register

<b>IWDT_CLK</b>	<b>IWDT clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x000000C0</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>IWDT_CK_DIV[3:0]</b>				<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	rw	<b>IWDT_CK_DIV</b>	IWDT internal clock CK_IWDT_INT input divider. (The register is loaded from CFG OR only after Cold reset.) 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512 0xA = DIV1024 : divided by 1024 0xB = DIV2048 : divided by 2048 0xC = DIV4096 : divided by 4096 0xD = Reserved 0xE = Reserved 0xF = Reserved	0x0C
3..2	-	<b>Reserved</b>	Reserved	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

### 1.34.4. IWDT write protected Key register

<b>IWDT_KEY</b>	<b>IWDT write protected Key register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000001</b>

31	30	29	28	27	26	25	24
<b>IWDT_LOCK[15:8]</b>							
23	22	21	20	19	18	17	16
<b>IWDT_LOCK[7:0]</b>							
15	14	13	12	11	10	9	8
<b>IWDT_KEY[15:8]</b>							
7	6	5	4	3	2	1	0
<b>IWDT_KEY[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>IWDT_LOCK</b>	IWDT lock register. Write value 0x712A to lock the register write access except IWDT_STA, IWDT_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. (The register is loaded from CFG OR only after Cold reset.) For read access : 0 = Unlocked 1 = Locked	0x0000
15..0	rw	<b>IWDT_KEY</b>	IWDT key register and counter reload enable control. Write value 0xA217 to unprotect the register write access. Write value 0x2014 to reload and refresh the counter. Others, write other value except 0xA217 to protect the registers except IWDT_STA, IWDT_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.34.5. IWDT control register 0

<b>IWDT_CR0</b>	<b>IWDT control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved				IWDT_EW1_WPEN	IWDT_EW0_WPEN	Reserved	IWDT_TF_WPEN
7	6	5	4	3	2	1	0
Reserved						Reserved	IWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	<b>IWDT_EW1_WPEN</b>	IWDT detect IWDT_EW1F flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
10	rw	<b>IWDT_EW0_WPEN</b>	IWDT detect IWDT_EW0F flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	<b>IWDT_TF_WPEN</b>	IWDT detect IWDT_TF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	<b>IWDT_EN</b>	IWDT function enable bit. When disables, IWDT_CNT will reload to default value. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x01

### 1.34.6. IWDT counter register

<b>IWDT_CNT</b>	<b>IWDT counter register</b>
Offset Address :	0x18
Reset Value :	0x000000FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
IWDT_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	r	IWDT_CNT	IWDT counter value register.	0xFF

## 1.34.7. IWDT Register Map

IWDT Register Map

Register Number = 6

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x00	IWDT_STA	Reserved																	Reserved					Reserved					IWDT_EW1F	IWDT_EW0F	IWDT_TF	Reserved			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x04	IWDT_INT	Reserved																	Reserved					Reserved					IWDT_EW1_IE	IWDT_EW0_IE	IWDT_TIE	Reserved			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x08	IWDT_CLK	Reserved																	Reserved					IWDT_CK_DIV [3:0]					Reserved		Reserved		Reserved		
Reset	0x000000C0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0		
0x0C	IWDT_KEY	IWDT_LOCK[15:0]																	IWDT_KEY[15:0]																
Reset	0x00000001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
0x10	IWDT_CR0	Reserved					Reserved					Reserved					Reserved					IWDT_EW1_WPEN					IWDT_EW0_WPEN		Reserved		IWDT_TF_WPEN		Reserved		IWDT_EN
Reset	0x00000001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
0x18	IWDT_CNT	Reserved																	Reserved					Reserved					IWDT_CNT[7:0]						
Reset	0x000000FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	

### 1.35. WWDT Control Registers

<b>WWDT Control</b>	<b>(WWDT) System Window Watch Dog Timer Control</b>
Base Address :	<b>0x5D010000</b>

#### 1.35.1. WWDT status register

WWDT_STA	WWDT status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				WWDT_WRN	WWDT_WIN	WWDT_TF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	WWDT_WRN	WWDT counter warning flag. It is set when the WWDT counter reaches the value of WWDT_WRN. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	WWDT_WIN	WWDT counter refreshing and value over the window compare threshold condition flag. It is set when the WWDT_KEY is written 0x2014 by firmware and the counter value is over the threshold value of WWDT_WIN in the same time. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	WWDT_TF	WWDT timer timeout interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

#### 1.35.2. WWDT interrupt enable register

WWDT_INT	WWDT interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				WWDT_WRN_IE	WWDT_WIN_IE	WWDT_TIE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	WWDT_WRN_IE	WWDT counter warning interrupt enable.	0x00

			0 = Disable 1 = Enable	
2	rw	WWDT_WIN_IE	WWDT counter refreshing and value over the window compare threshold condition interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	WWDT_TIE	WWDT timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.35.3. WWDT clock source register

<b>WWDT_CLK</b>	<b>WWDT clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000170

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							WWDT_CLK_PDIV
7	6	5	4	3	2	1	0
Reserved	WWDT_CLK_DIV[2:0]			Reserved	WWDT_CLK_SEL	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	WWDT_CLK_PDIV	WWDT internal clock CK_WWDT_INT pre-divider value. 0 = divided by 1 1 = divided by 256	0x01
7	-	Reserved	Reserved	0x00
6..4	rw	WWDT_CLK_DIV	WWDT internal clock CK_WWDT_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x07
3	-	Reserved	Reserved	0x00
2	rw	WWDT_CLK_SEL	WWDT input clock CK_WWDT source select. 0x0 = CK_APB 0x1 = CK_UT	0x00
1..0	-	Reserved	Reserved	0x00

### 1.35.4. WWDT write protected Key register

<b>WWDT_KEY</b>	<b>WWDT write protected Key register</b>
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
WWDT_KEY[15:8]							
7	6	5	4	3	2	1	0

## WWDT\_KEY[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	WWDT_KEY	WWDT key register and counter reload enable control. Write value 0xA217 to unprotect the register write access. Write value 0x2014 to reload and refresh the counter. Others, write other value except 0xA217 to protect the register except WWDT_STA, WWDT_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

## 1.35.5. WWDT control register 0

## WWDT\_CR0

## WWDT control register 0

Offset Address : 0x10

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		WWDT_RSTW_EN	WWDT_RSTF_EN	Reserved			WWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	WWDT_RSTW_EN	WWDT reload counter out of window reset generation enable bit. 0 = Disable 1 = Enable	0x00
4	rw	WWDT_RSTF_EN	WWDT timer underflow reset generation enable bit. 0 = Disable 1 = Enable	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	WWDT_EN	WWDT function enable bit. When disables, WWDT_CNT will keep the counter value. 0 = Disable 1 = Enable	0x00

## 1.35.6. WWDT counter register

## WWDT\_CNT

## WWDT counter register

Offset Address : 0x18

Reset Value : 0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_CNT[9:8]	
7	6	5	4	3	2	1	0
WWDT_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000



15..10	-	Reserved	Reserved	0x00
9..0	r	WWDT_CNT	WWDT counter value register.	0x03FF

### 1.35.7. WWDT reload register

WWDT_RLR	WWDT reload register		
Offset Address :	0x1C	Reset Value :	0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_RLR[9:8]	
7	6	5	4	3	2	1	0
WWDT_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_RLR	WWDT counter reload register.	0x03FF

### 1.35.8. WWDT window compare register

WWDT_WIN	WWDT window compare register		
Offset Address :	0x20	Reset Value :	0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_WIN[9:8]	
7	6	5	4	3	2	1	0
WWDT_WIN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_WIN	WWDT window compare threshold register.	0x03FF

### 1.35.9. WWDT warning compare register

WWDT_WRN	WWDT warning compare register		
Offset Address :	0x24	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_WRN[9:8]	
7	6	5	4	3	2	1	0
WWDT_WRN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_WRN	WWDT warning interrupt compare threshold register.	0x0000

## 1.35.10. WWDT Register Map

WWDT Register Map

Register Number = 9

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
0x00	WWDT_STA	Reserved																Reserved										Reserved		WWDT_TF	Reserved	0								
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
0x04	WWDT_INT	Reserved																Reserved										Reserved		WWDT_TIE	Reserved	0								
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
0x08	WWDT_CLK	Reserved																Reserved										Reserved		WWDT_CK_SEL	Reserved	0								
Reset	0x00000170	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0								
0x0C	WWDT_KEY	Reserved																WWDT_KEY[15:0]										Reserved		Reserved		1								
Reset	0x00000001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								
0x10	WWDT_CR0	Reserved																Reserved										Reserved		WWDT_RSTF_EN	Reserved	WWDT_EN	0							
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
0x18	WWDT_CNT	Reserved																Reserved										WWDT_CNT[9:0]										Reserved		1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1							
0x1C	WWDT_RLR	Reserved																Reserved										WWDT_RLR[9:0]										Reserved		1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1							
0x20	WWDT_WIN	Reserved																Reserved										WWDT_WIN[9:0]										Reserved		1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1							

0x24	WWDT_WRN	Reserved																Reserved								WWDT_WRN[9:0]																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.36. RTC Control Registers

<b>RTC Control</b>	<b>(RTC) Real Time Clock Control</b>
Base Address :	<b>0x5D040000</b>

### 1.36.1. RTC status register

RTC_STA		RTC status register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		RTC_RCRF	RTC_TOF	RTC_TSF	RTC_PCF	RTC_ALMF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	RTC_RCRF	RTC reload or capture flag. This flag is active when RTC_RLR register reload finished, RTC_CAP register software capture finished or RTC_ALM register value update allowed flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	RTC_TOF	RTC timer overflow interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	RTC_TSF	RTC time stamp interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	RTC_PCF	RTC periodic interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	RTC_ALMF	RTC alarm matched interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.36.2. RTC interrupt enable register

RTC_INT	RTC interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		RTC_RCR_IE	RTC_TIE	RTC_TS_IE	RTC_PC_IE	RTC_ALM_IE	RTC_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	RTC_RCR_IE	RTC_RCR register reload finished, software capture finished or RTC_ALM register value update allowed interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	RTC_TIE	RTC timer overflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	RTC_TS_IE	RTC time stamp interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	RTC_PC_IE	RTC periodic interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	RTC_ALM_IE	RTC alarm matched interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	RTC_IEA	RTC interrupt all enable. When disables, the RTC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.36.3. RTC clock source register

RTC_CLK	RTC clock source register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
RTC_CK_PDIV	Reserved	RTC_CK_DIV[1:0]		RTC_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	RTC_CK_PDIV	RTC internal clock CK_RTC_INT input pre-divider 0x0 = DIV4096 : divided by 4096 0x1 = DIV1 : divided by 1	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	RTC_CK_DIV	RTC internal clock CK_RTC_INT input divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
3..2	rw	RTC_CK_SEL	RTC input clock CK_RTC source select. 0x0 = CK_LS 0x1 = CK_UT 0x2 = CK_APB 0x3 = TM01_TRGO	0x00
1..0	-	Reserved	Reserved	0x00

## 1.36.4. RTC write protected Key register

RTC_KEY	RTC write protected Key register	
Offset Address :	0x0C	Reset Value : 0x00000001

31	30	29	28	27	26	25	24
RTC_LOCK[15:8]							
23	22	21	20	19	18	17	16
RTC_LOCK[7:0]							
15	14	13	12	11	10	9	8
RTC_KEY[15:8]							
7	6	5	4	3	2	1	0
RTC_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	RTC_LOCK	RTC lock register. Write value 0x712A to lock the register write access except RTC_STA, RTC_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. For read access : 0 = Unlocked 1 = Locked	0x0000
15..0	rw	RTC_KEY	RTC key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the register except RTC_STA, RTC_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

## 1.36.5. RTC control register 0

RTC_CR0	RTC control register 0	
Offset Address :	0x10	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				RTC_TF_WPEN	Reserved	RTC_PC_WPEN	RTC_ALM_WPEN
15	14	13	12	11	10	9	8
RTC_OUT_LCK	RTC_OUT_STA	RTC_TS_TRGS[1:0]		Reserved	Reserved	RTC_OUT_SEL[1:0]	
7	6	5	4	3	2	1	0
Reserved		RTC_RCR_MDS[1:0]		Reserved		RTC_ALM_EN	RTC_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	RTC_TF_WPEN	RTC detect RTC_TOF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
18	-	Reserved	Reserved	0x00
17	rw	RTC_PC_WPEN	RTC detect RTC_PCF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
16	rw	RTC_ALM_WPEN	RTC detect RTC_ALMF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
15	rw	RTC_OUT_LCK	RTC_OUT output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked	0x00

			1 = Un-Locked	
14	w	<b>RTC_OUT_STA</b>	RTC_OUT output signal initial state. The bit is written effectively only by written 1 to RTC_OUT_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..12	rw	<b>RTC_TS_TRGS</b>	RTC time stamp trigger edge select. 0x0 = Disable 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>RTC_OUT_SEL</b>	RTC output signal select. When selects 'PC', the RTC_CK_DIV and RTC_CK_PDIV cannot set both divided by 1. 0x0 = ALM : Alarm compare output event 0x1 = PC : CK_RTC_INT periodic clock signal 0x2 = TS : Time stamp trigger event 0x3 = TO : Timer overflow signal toggle output	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>RTC_RCR_MDS</b>	RTC timer reload or capture control mode select. If selects 'Directly capture' or 'Delayed capture' mode, the RTC timer counter value will capture into the RTC_CAP register when software capture event (RTC_RC_START=1) or hardware time stamp event happened. If selects 'Force reload', the RTC timer counter will be updated by RTC_RLR register value when RTC_RLR has been written. If selects 'Auto reload' mode, the RTC timer counter will be update by RTC_RLR register value when RTC timer is overflow. 0x0 = Directly capture 0x1 = Delayed capture 0x2 = Forced reload 0x3 = Auto reload	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>RTC_ALM_EN</b>	RTC Alarm enable bit. When disables, hardware will assert the RTC_RCRF flag to notify software. Then software can update the RTC_ALM register value. 0 = Disable 1 = Enable	0x00
0	rw	<b>RTC_EN</b>	RTC function enable bit. 0 = Disable 1 = Enable	0x00

### 1.36.6. RTC control register 1

<b>RTC_CR1</b>	<b>RTC control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							RTC_RC_START

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..1	-	<b>Reserved</b>	Reserved	0x00

0	rw	<b>RTC_RC_START</b>	RTC timer counter reload and software capture start enable. For forced and auto reload mode when this bit enables, the RTC_RLR register value will reload to RTC timer. For capture mode when this bit enables, the RTC start to capture the counter value. When capture is finished, the timer value is captured to RTC_CAP. After reload or capture finished, RTC automatically clear this bit and set the RTC_RCRF flag. 0 = No effect 1 = Enable	0x00
---	----	---------------------	--	------

### 1.36.7. RTC reload register

RTC_RLR		RTC reload register	
Offset Address :	0x18	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>RTC_RLR[31:24]</b>							
23	22	21	20	19	18	17	16
<b>RTC_RLR[23:16]</b>							
15	14	13	12	11	10	9	8
<b>RTC_RLR[15:8]</b>							
7	6	5	4	3	2	1	0
<b>RTC_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>RTC_RLR</b>	RTC counter reload register. The value 0xFFFFFFFF is invalid.	0x00000000

### 1.36.8. RTC alarm compare register

RTC_ALM		RTC alarm compare register	
Offset Address :	0x1C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>RTC_ALM[31:24]</b>							
23	22	21	20	19	18	17	16
<b>RTC_ALM[23:16]</b>							
15	14	13	12	11	10	9	8
<b>RTC_ALM[15:8]</b>							
7	6	5	4	3	2	1	0
<b>RTC_ALM[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>RTC_ALM</b>	RTC alarm compared value register. This register is able to update under RTC_ALM_EN=0. When RTC_ALM_EN=1, update this register may be quite possible to asserted abnormal RTC flag. Refer the detail information in RTC_ALM_EN register description.	0x00000000

### 1.36.9. RTC capture register

RTC_CAP		RTC capture register	
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>RTC_CAP[31:24]</b>							
23	22	21	20	19	18	17	16
<b>RTC_CAP[23:16]</b>							
15	14	13	12	11	10	9	8
<b>RTC_CAP[15:8]</b>							



7	6	5	4	3	2	1	0
RTC_CAP[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	RTC_CAP	RTC counter capture register. See more detail information in RTC_RCR_MDS register descriptions.	0x00000000

## 1.36.10. RTC Register Map

RTC Register Map

Register Number = 9

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
0x00	RTC_STA	Reserved																Reserved												Reserved		RTC_ALMF	0	0	0																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																															
0x04	RTC_INT	Reserved																Reserved												Reserved		RTC_PCF	0	0	0																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																															
0x08	RTC_CLK	Reserved																Reserved												Reserved		RTC_TSIF	0	0	0																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																															
0x0C	RTC_KEY	RTC_LOCK[15:0]																RTC_KEY[15:0]												Reserved		RTC_TSF	0	0	0																													
Reset	0x00000001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1																															
0x10	RTC_CR0	Reserved																Reserved				RTC_ALM_WPEN	RTC_PC_WPEN	Reserved	RTC_TS_TRGS [1:0]	RTC_OUT_STA	RTC_OUT_LCK	Reserved				Reserved	RTC_RCR_MDS [1:0]	Reserved	RTC_ALM_EN	0	0	0																										
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																														
0x14	RTC_CR1	Reserved																Reserved												Reserved				Reserved				Reserved				RTC_RC_START	0	0	0																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																													
0x18	RTC_RLR	RTC_RLR[31:0]																																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																													
0x1C	RTC_ALM	RTC_ALM[31:0]																																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																												

0x20	RTC_CAP	RTC_CAP[31:0]																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.37. APB Control Registers

<b>APB Control</b>	<b>(APB) APB Module Global Control</b>
Base Address :	<b>0x5F000000</b>

## 1.37.1. APB status register

<b>APB_STA</b>	<b>APB status register</b>		
Offset Address :	<b>0x00</b>	Reset Value :	<b>0x03000000</b>

31	30	29	28	27	26	25	24
Reserved						APB_OBM1_SW	Reserved
23	22	21	20	19	18	17	16
Reserved						APB_OBM1_OUT	Reserved
15	14	13	12	11	10	9	8
Reserved						APB_OBM1F	Reserved
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	r	APB_OBM1_SW	OBM-1 break switching signal status.	0x01
24	-	Reserved	Reserved	0x01
23..18	-	Reserved	Reserved	0x00
17	r	APB_OBM1_OUT	OBM-1 output signal status.	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	APB_OBM1F	OBM-1 break trigger event detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
8	-	Reserved	Reserved	0x00
7..0	-	Reserved	Reserved	0x00

## 1.37.2. APB interrupt enable register

APB_INT	APB interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						APB_OBM1_IE	Reserved
7	6	5	4	3	2	1	0
Reserved							APB_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	rw	APB_OBM1_IE	OBM-1 break trigger event detect interrupt enable. 0 = Disable 1 = Enable	0x00
8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	APB_IEA	APB interrupt all enable. When disables, the APB global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable	0x00

		1 = Enable	
--	--	------------	--

## 1.37.3. APB global control register 0

<b>APB_CR0</b>	<b>APB global control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	APB_IRDAT_MUX[2:0]			Reserved	APB_IRCLK_MUX[2:0]		
7	6	5	4	3	2	1	0
Reserved		APB_IRDAT_INV	APB_IRCLK_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	APB_IRDAT_MUX	IR data envelope signal source select. 0x0 = DAT0 : Output 0 0x1 = DAT1 0x2 = DAT2 0x3 = DAT3 0x4 = DAT4 0x5 = DAT5 0x6 = DAT6 0x7 = DAT7	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	APB_IRCLK_MUX	IR carrier clock source select. 0x0 = CLK0 : Output 0 0x1 = CLK1 0x2 = CLK2 0x3 = CLK3 0x4 = CLK4 0x5 = CLK5 0x6 = CLK6 0x7 = CLK7	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	APB_IRDAT_INV	IR data envelope signal inverse enable bit. 0 = Disable 1 = Enable	0x00
4	rw	APB_IRCLK_INV	IR clock signal inverse enable bit. 0 = Disable 1 = Enable	0x00
3..0	-	Reserved	Reserved	0x00

## 1.37.4. APB global control register 1

<b>APB_CR1</b>	<b>APB global control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
APB_TM36_EN2	Reserved			APB_TM26_EN2	Reserved	Reserved	APB_TM20_EN2
23	22	21	20	19	18	17	16
APB_TM16_EN2	Reserved		APB_TM10_EN2	Reserved		APB_TM01_EN2	APB_TM00_EN2
15	14	13	12	11	10	9	8
APB_TM36_EN	Reserved			APB_TM26_EN	Reserved	Reserved	APB_TM20_EN
7	6	5	4	3	2	1	0

APB_TM16_EN		Reserved		APB_TM10_EN	Reserved	APB_TM01_EN	APB_TM00_EN
Bit	Attr	Bit Name	Description			Reset	
31	w	APB_TM36_EN2	TM36 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
30..28	-	Reserved	Reserved			0x00	
27	w	APB_TM26_EN2	TM26 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
26	-	Reserved	Reserved			0x00	
25	-	Reserved	Reserved			0x00	
24	w	APB_TM20_EN2	TM20 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
23	w	APB_TM16_EN2	TM16 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
22..21	-	Reserved	Reserved			0x00	
20	w	APB_TM10_EN2	TM10 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
19..18	-	Reserved	Reserved			0x00	
17	w	APB_TM01_EN2	TM01 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
16	w	APB_TM00_EN2	TM00 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
15	w	APB_TM36_EN	TM36 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
14..12	-	Reserved	Reserved			0x00	
11	w	APB_TM26_EN	TM26 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
10	-	Reserved	Reserved			0x00	
9	-	Reserved	Reserved			0x00	
8	w	APB_TM20_EN	TM20 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
7	w	APB_TM16_EN	TM16 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
6..5	-	Reserved	Reserved			0x00	
4	w	APB_TM10_EN	TM10 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
3..2	-	Reserved	Reserved			0x00	
1	w	APB_TM01_EN	TM01 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	
0	w	APB_TM00_EN	TM00 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable			0x00	

### 1.37.5. APB global control register 2

APB_CR2	APB global control register 2	
Offset Address :	0x18	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
APB_ITR7_MUX[3:0]				Reserved	APB_ITR6_MUX[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	rw	APB_ITR7_MUX	Timer internal common trigger source ITR7 source select. See the [Timer Common ITR6/ITR7 Signals Table] for more information. 0x0 = TRG0 0x1 = TRG1 0x2 = TRG2 0x3 = TRG3 0x4 = TRG4 0x5 = TRG5 0x6 = TRG6 0x7 = TRG7 0x8 = TRG8 0x9 = TRG9 0xA = TRG10	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	APB_ITR6_MUX	Timer internal common trigger source ITR6 source select. See the [Timer Common ITR6/ITR7 Signals Table] for more information. 0x0 = TRG0 0x1 = TRG1 0x2 = TRG2 0x3 = TRG3 0x4 = TRG4 0x5 = TRG5 0x6 = TRG6 0x7 = TRG7	0x00

### 1.37.6. APB OBM1 control register-0

<b>APB_OBM10</b>	<b>APB OBM1 control register-0</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				APB_OBM1_BKS2[3:0]			
23	22	21	20	19	18	17	16
APB_OBM1_BKS1[3:0]				APB_OBM1_BKS0[3:0]			
15	14	13	12	11	10	9	8
Reserved					APB_OBM1_BKN2	APB_OBM1_BKN1	APB_OBM1_BKN0
7	6	5	4	3	2	1	0
Reserved		APB_OBM1_LCK	APB_OBM1_STA	Reserved		APB_OBM1_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..24	rw	APB_OBM1_BKS2	OBM1 break signal source channel-2 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2	0x00

			0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	
23..20	rw	<b>APB_OBM1_BKS1</b>	OBM1 break signal source channel-1 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
19..16	rw	<b>APB_OBM1_BKS0</b>	OBM1 break signal source channel-0 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
15..11	-	<b>Reserved</b>	Reserved	0x00
10	rw	<b>APB_OBM1_BKN2</b>	OBM1 break source-2 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
9	rw	<b>APB_OBM1_BKN1</b>	OBM1 break source-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
8	rw	<b>APB_OBM1_BKN0</b>	OBM1 break source-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>APB_OBM1_LCK</b>	OBM1 break switching signal initial state write control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00



			0 = Locked 1 = Un-Locked	
4	rw	APB_OBM1_STA	OBM1 break switching signal initial state. The bit is written effectively only by written 1 to APB_OBM1_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	APB_OBM1_MDS	OBM1 break operation mode select. User select the mode to control the APB_OBM1_SW signal. When selects AND, the APB_OBM1_SW signal is directly controlled by the AND signal of all break channels' output. When selects CLR/SET/TOGGLE, the APB_OBM1_SW signal is controlled by STA(APB_OBM1_STA) bit and can update by firmware. 0x0 = AND : AND signal of all break channels' output 0x1 = CLR : STA bit is cleared by falling edge of OR signal 0x2 = SET : STA bit is set by falling edge of OR signal 0x3 = TOGGLE : STA bit is toggle by falling edge of OR signal	0x00

### 1.37.7. APB OBM1 control register-1

<b>APB_OBM1</b>	<b>APB OBM1 control register-1</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APB_OBM1_MUX1[3:0]				APB_OBM1_MUX0[3:0]			
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		APB_OBM1_FCKS[1:0]		Reserved	APB_OBM1_POL	APB_OBM1_INV1	APB_OBM1_INV0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	rw	APB_OBM1_MUX1	OBM1 output source channel-1 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7 0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	0x00
19..16	rw	APB_OBM1_MUX0	OBM1 output source channel-0 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7	0x00

			0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	APB_OBM1_FCKS	OBM1 output deglitch filter clock source select. The filter is filtering the output signal by sampling 3-times. 0x0 = Disable 0x1 = APB : CLK_APB 0x2 = APB_DIV8 : CLK_APB divide by 8 0x3 = TM00_TRGO	0x00
3	-	Reserved	Reserved	0x00
2	rw	APB_OBM1_POL	OBM1 output signal inverse enable bit. 0 = Disable 1 = Enable	0x00
1	rw	APB_OBM1_INV1	OBM1 source channel-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
0	rw	APB_OBM1_INV0	OBM1 source channel-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00

## 1.37.8. APB Register Map

APB Register Map

Register Number = 7

0	Reserved	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
---	----------	---	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------

## 1.38. CPU PPB SCS Registers

<b>CPU PPB SCS</b>	<b>(CPU) CPU Private Peripheral Bus Control</b>
Base Address :	<b>0xE000E000</b>

### 1.38.1. CPU SysTick Control and Status Register

CPU_SYST_CSR	CPU SysTick Control and Status Register		
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							COUNTFLAG
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved					CLKSOURCE	TICKINT	ENCNT

Bit	Attr	Bit Name	Description	Reset
31..17	rw	Reserved	Reserved	0x00
16	r	COUNTFLAG	Returns 1 if timer counted to 0 since the last read of this register.	0x00
15..3	rw	Reserved	Reserved	0x00
2	rw	CLKSOURCE	Selects the SysTick timer clock source. 0 = reference clock (external reference clock) 1 = processor clock If your device does not implement a reference clock, this bit reads-as-one and ignores writes.	0x00
1	rw	TICKINT	Enables SysTick exception request: 0 = NotAssert : counting down to zero does not assert the SysTick exception request 1 = Assert : counting down to zero to asserts the SysTick exception request	0x00
0	rw	ENCNT	Enables the counter: 0 = Disable : counter disabled 1 = Enable : counter enabled.	0x00

### 1.38.2. CPU SysTick Reload Value Register

CPU_SYST_RVR	CPU SysTick Reload Value Register		
Offset Address :	0x14	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
RELOAD[23:16]							
15	14	13	12	11	10	9	8
RELOAD[15:8]							
7	6	5	4	3	2	1	0
RELOAD[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	Reserved	Reserved	0x00
23..0	rw	RELOAD	Value to load into the SYST_CVR when the counter is enabled and when it reaches 0.	0x000000

### 1.38.3. CPU SysTick Current Value Register

CPU_SYST_CVR	CPU SysTick Current Value Register		
Offset Address :	0x18	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CURRENT[23:16]							
15	14	13	12	11	10	9	8
CURRENT[15:8]							
7	6	5	4	3	2	1	0
CURRENT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	Reserved	Reserved	0x00
23..0	rw	CURRENT	Reads return the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.	0x000000

#### 1.38.4. CPU SysTick Calibration Value Register

CPU_SYST_CALIB	CPU SysTick Calibration Value Register		
Offset Address :	0x1C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
NOREF	SKEW	Reserved					
23	22	21	20	19	18	17	16
TENMS[23:16]							
15	14	13	12	11	10	9	8
TENMS[15:8]							
7	6	5	4	3	2	1	0
TENMS[7:0]							

Bit	Attr	Bit Name	Description	Reset
31	r	NOREF	Indicates whether the device provides a reference clock to the processor: 0 = Refer : reference clock provided 1 = Proc : processor clock provided. If your device does not provide a reference clock, the SYST_CSR.CLKSOURCE bit reads-as-one and ignores writes.	0x00
30	r	SKEW	Indicates whether the TENMS value is exact: 0 = exact : TENMS value is exact 1 = inexact : TENMS value is inexact, or not given. An inexact TENMS value can affect the suitability of SysTick as a software real time clock.	0x00
29..24	r	Reserved	Reserved	0x00
23..0	r	TENMS	Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known.	0x000000

#### 1.38.5. CPU Interrupt Set-enable Register

CPU_ISR	CPU Interrupt Set-enable Register		
Offset Address :	0x100	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
SETENA[31:24]							
23	22	21	20	19	18	17	16
SETENA[23:16]							
15	14	13	12	11	10	9	8
SETENA[15:8]							
7	6	5	4	3	2	1	0

## SETENA[7:0]

Bit	Attr	Bit Name	Description	Reset
31..0	rw	SETENA	Interrupt set-enable bits. Write: 0 : no effect 1 : enable interrupt. Read: 0 : interrupt disabled 1 : interrupt enabled.	0x00000000

## 1.38.6. CPU Interrupt Clear-enable Register

## CPU\_ICER

## CPU Interrupt Clear-enable Register

Offset Address : 0x180

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
CLRENA[31:24]							
23	22	21	20	19	18	17	16
CLRENA[23:16]							
15	14	13	12	11	10	9	8
CLRENA[15:8]							
7	6	5	4	3	2	1	0
CLRENA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CLRENA	Interrupt clear-enable bits. Write: 0 : no effect 1 : disable interrupt. Read: 0 : interrupt disabled 1 : interrupt enabled.	0x00000000

## 1.38.7. CPU Interrupt Set-pending Register

## CPU\_ISPR

## CPU Interrupt Set-pending Register

Offset Address : 0x200

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
SETPEND[31:24]							
23	22	21	20	19	18	17	16
SETPEND[23:16]							
15	14	13	12	11	10	9	8
SETPEND[15:8]							
7	6	5	4	3	2	1	0
SETPEND[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	SETPEND	Interrupt set-pending bits. Write: 0 : no effect 1 : changes interrupt state to pending. Read: 0 : interrupt is not pending 1 : interrupt is pending.	0x00000000

## 1.38.8. CPU Interrupt Clear-pending Register

CPU_ICPR		CPU Interrupt Clear-pending Register	
Offset Address :	0x280	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CLRPEND[31:24]							
23	22	21	20	19	18	17	16
CLRPEND[23:16]							
15	14	13	12	11	10	9	8
CLRPEND[15:8]							
7	6	5	4	3	2	1	0
CLRPEND[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CLRPEND	Interrupt clear-pending bits. Write: 0 : no effect 1 : removes pending state an interrupt. Read: 0 : interrupt is not pending 1 : interrupt is pending.	0x00000000

### 1.38.9. CPU Interrupt Priority Registers 0

CPU_IPR0		CPU Interrupt Priority Registers 0	
Offset Address :	0x400	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_3[1:0]				Reserved			
23	22	21	20	19	18	17	16
PRI_2[1:0]				Reserved			
15	14	13	12	11	10	9	8
PRI_1[1:0]				Reserved			
7	6	5	4	3	2	1	0
PRI_0[1:0]				Reserved			

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_3	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_2	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..14	rw	PRI_1	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
7..6	rw	PRI_0	Each priority field holds a priority value, 0-3. The lower the value, the greater the priority of the corresponding interrupt.	0x00
5..0	rw	Reserved	Reserved (read as zero and ignore writes)	0x00

### 1.38.10. CPU Interrupt Priority Registers 1

CPU_IPR1	CPU Interrupt Priority Registers 1		
Offset Address :	0x404	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_7[1:0]				Reserved			
23	22	21	20	19	18	17	16
PRI_6[1:0]				Reserved			
15	14	13	12	11	10	9	8
PRI_5[1:0]				Reserved			
7	6	5	4	3	2	1	0
PRI_4[1:0]				Reserved			

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>PRI_7</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
23..22	rw	<b>PRI_6</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
15..14	rw	<b>PRI_5</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
7..6	rw	<b>PRI_4</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00

### 1.38.11. CPU Interrupt Priority Registers 2

<b>CPU_IPR2</b>	<b>CPU Interrupt Priority Registers 2</b>
Offset Address :	0x408
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>PRI_11[1:0]</b>		<b>Reserved</b>					
23	22	21	20	19	18	17	16
<b>PRI_10[1:0]</b>		<b>Reserved</b>					
15	14	13	12	11	10	9	8
<b>PRI_9[1:0]</b>		<b>Reserved</b>					
7	6	5	4	3	2	1	0
<b>PRI_8[1:0]</b>		<b>Reserved</b>					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>PRI_11</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
23..22	rw	<b>PRI_10</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
15..14	rw	<b>PRI_9</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
7..6	rw	<b>PRI_8</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00

### 1.38.12. CPU Interrupt Priority Registers 3

<b>CPU_IPR3</b>	<b>CPU Interrupt Priority Registers 3</b>
Offset Address :	0x40C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>PRI_15[1:0]</b>		<b>Reserved</b>					
23	22	21	20	19	18	17	16
<b>PRI_14[1:0]</b>		<b>Reserved</b>					
15	14	13	12	11	10	9	8
<b>PRI_13[1:0]</b>		<b>Reserved</b>					
7	6	5	4	3	2	1	0
<b>PRI_12[1:0]</b>		<b>Reserved</b>					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>PRI_15</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
23..22	rw	<b>PRI_14</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
15..14	rw	<b>PRI_13</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00
7..6	rw	<b>PRI_12</b>	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	<b>Reserved</b>	Reserved (read as zero and ignore writes)	0x00



## 1.38.13. CPU Interrupt Priority Registers 4

CPU_IPR4	CPU Interrupt Priority Registers 4
Offset Address :	0x410
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_19[1:0]		Reserved					
23	22	21	20	19	18	17	16
PRI_18[1:0]		Reserved					
15	14	13	12	11	10	9	8
PRI_17[1:0]		Reserved					
7	6	5	4	3	2	1	0
PRI_16[1:0]		Reserved					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_19	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_18	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..14	rw	PRI_17	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
7..6	rw	PRI_16	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	Reserved	Reserved (read as zero and ignore writes)	0x00

## 1.38.14. CPU Interrupt Priority Registers 5

CPU_IPR5	CPU Interrupt Priority Registers 5
Offset Address :	0x414
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_23[1:0]		Reserved					
23	22	21	20	19	18	17	16
PRI_22[1:0]		Reserved					
15	14	13	12	11	10	9	8
PRI_21[1:0]		Reserved					
7	6	5	4	3	2	1	0
PRI_20[1:0]		Reserved					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_23	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_22	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..14	rw	PRI_21	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
7..6	rw	PRI_20	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	Reserved	Reserved (read as zero and ignore writes)	0x00

## 1.38.15. CPU Interrupt Priority Registers 6

CPU_IPR6	CPU Interrupt Priority Registers 6
Offset Address :	0x418
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_27[1:0]		Reserved					
23	22	21	20	19	18	17	16
PRI_26[1:0]		Reserved					
15	14	13	12	11	10	9	8
PRI_25[1:0]		Reserved					

7	6	5	4	3	2	1	0
PRI_24[1:0]		Reserved					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_27	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_26	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..14	rw	PRI_25	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
7..6	rw	PRI_24	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	Reserved	Reserved (read as zero and ignore writes)	0x00

### 1.38.16. CPU Interrupt Priority Registers 7

<b>CPU_IPR7</b>	<b>CPU Interrupt Priority Registers 7</b>
Offset Address :	0x41C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PRI_31[1:0]		Reserved					
23	22	21	20	19	18	17	16
PRI_30[1:0]		Reserved					
15	14	13	12	11	10	9	8
PRI_29[1:0]		Reserved					
7	6	5	4	3	2	1	0
PRI_28[1:0]		Reserved					

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_31	Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_30	Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..14	rw	PRI_29	Refer to the register descriptions of CPU_PRI_0.	0x00
13..8	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
7..6	rw	PRI_28	Refer to the register descriptions of CPU_PRI_0.	0x00
5..0	rw	Reserved	Reserved (read as zero and ignore writes)	0x00

### 1.38.17. CPU ID Register

<b>CPU_CPUID</b>	<b>CPU ID Register</b>
Offset Address :	0xD00
Reset Value :	0x410CC200

31	30	29	28	27	26	25	24
IMPLEMENTER[7:0]							
23	22	21	20	19	18	17	16
VARIANT[3:0]				CONSTANT[3:0]			
15	14	13	12	11	10	9	8
PARTNO[11:4]							
7	6	5	4	3	2	1	0
PARTNO[3:0]				REVISION[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..24	r	IMPLEMENTER	Implementer code: 0x41 corresponds to ARM	0x41
23..20	r	VARIANT	Variant number, the r value in the rn timer product revision identifier: 0x0 corresponds to revision 0 (r0p0)	0x00
19..16	r	CONSTANT	Constant that defines the architecture of the processor: 0xC corresponds to ARMv6-M architecture	0x0C

15..4	r	<b>PARTNO</b>	Part number of the processor: 0xC20 corresponds to Cortex-M0	0x0C20
3..0	r	<b>REVISION</b>	Revision number, the p value in the mpn product revision identifier: 0x0 corresponds to patch 0	0x00

### 1.38.18. CPU Interrupt Control and State Register

<b>CPU_ICSR</b>	<b>CPU Interrupt Control and State Register</b>
Offset Address :	<b>0xD04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>NMIPENDSET</b>	<b>Reserved</b>		<b>PENDSVSET</b>	<b>PENDSVCLR</b>	<b>PENDSTSET</b>	<b>PENDSTCLR</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>ISR_PENDING</b>	<b>Reserved</b>				<b>VECTPENDING[5:4]</b>	
15	14	13	12	11	10	9	8
<b>VECTPENDING[3:0]</b>				<b>Reserved</b>			
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>VECTACTIVE[5:0]</b>					

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>NMIPENDSET</b>	NMI set-pending bit. Write: 0 : no effect 1 : changes NMI exception state to pending. Read: 0 : NMI exception is not pending 1 : NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.	0x00
30..29	rw	<b>Reserved</b>	Reserved	0x00
28	rw	<b>PENDSVSET</b>	PendSV set-pending bit. Write: 0 : no effect 1 : changes PendSV exception state to pending. Read: 0 : PendSV exception is not pending 1 : PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending.	0x00
27	w	<b>PENDSVCLR</b>	PendSV clear-pending bit. Write: 0 : no effect 1 : removes the pending state from the PendSV exception.	0x00
26	rw	<b>PENDSTSET</b>	SysTick exception set-pending bit. Write: 0 : no effect 1 : changes SysTick exception state to pending. Read: 0 : SysTick exception is not pending 1 : SysTick exception is pending. If your device does not implement the SysTick timer, this bit is Reserved.	0x00
25	w	<b>PENDSTCLR</b>	SysTick exception clear-pending bit. Write: 0 : no effect	0x00

			1 : removes the pending state from the SysTick exception. This bit is WO. On a register read its value is Unknown. If your device does not implement the SysTick timer, this bit is Reserved.	
24	rw	Reserved	Reserved	0x00
23	rw	Reserved	Reserved	0x00
22	r	ISR_PENDING	Interrupt pending flag, excluding NMI and Faults: 0 : interrupt not pending 1 : interrupt pending.	0x00
21..18	rw	Reserved	Reserved	0x00
17..12	r	VECT_PENDING	Indicates the exception number of the highest priority pending enabled exception: 0 : no pending exceptions Nonzero : the exception number of the highest priority pending enabled exception.	0x00
11..8	rw	Reserved	Reserved	0x00
7..6	rw	Reserved	Reserved	0x00
5..0	r	VECT_ACTIVE	Contains the active exception number: 0 : Thread mode Nonzero : The exception number of the currently active exception.	0x00

### 1.38.19. CPU Application Interrupt and Reset Control Register

<b>CPU_AIRCR</b>	<b>CPU Application Interrupt and Reset Control Register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
VECTKEY[15:8]							
23	22	21	20	19	18	17	16
VECTKEY[7:0]							
15	14	13	12	11	10	9	8
ENDIANESS	Reserved						
7	6	5	4	3	2	1	0
Reserved					SYSRESETREQ	VECTCLRACTIVE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	rw	VECTKEY	Register key: Reads as Unknown On writes, write 0x05FA to VECTKEY, otherwise the write is ignored.	0xFA05
15	r	ENDIANESS	Data endianness implemented: 0 = Little-endian 1 = Big-endian.	0x00
14..8	rw	Reserved	Reserved	0x00
7..3	rw	Reserved	Reserved	0x00
2	w	SYSRESETREQ	System reset request: 0 : no effect 1 : requests a system level reset. This bit reads as 0.	0x00
1	w	VECTCLRACTIVE	Reserved for debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is unpredictable.	0x00
0	rw	Reserved	Reserved	0x00

### 1.38.20. CPU System Control Register

<b>CPU_SCR</b>	<b>CPU System Control Register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			SEVONPEND	Reserved	SLEEPDEEP	SLEEPONEXIT	Reserved

Bit	Attr	Bit Name	Description	Reset
31..5	rw	Reserved	Reserved	0x00000000
4	rw	SEVONPEND	Send Event on Pending bit: 0 : only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded 1 : enabled events and all interrupts, including disabled interrupts, can wakeup the processor. When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event.	0x00
3	rw	Reserved	Reserved	0x00
2	rw	SLEEPDEEP	Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = sleep 1 = deep sleep If your device does not support two sleep modes, the effect of changing the value of this bit is implementation-defined.	0x00
1	rw	SLEEPONEXIT	Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 : do not sleep when returning to Thread mode. 1 : enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.	0x00
0	rw	Reserved	Reserved	0x00

### 1.38.21. CPU Configuration and Control Register

<b>CPU_CCR</b>	<b>CPU Configuration and Control Register</b>
Offset Address :	0xD14
Reset Value :	0x00000208

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						STKALIGN	Reserved
7	6	5	4	3	2	1	0
Reserved				UNALIGN_TRP	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..10	r	Reserved	Reserved	0x00000000
9	r	STKALIGN	Always reads as one, indicates 8-byte stack alignment on exception entry. On exception entry, the processor uses bit[9] of the stacked PSR to indicate the stack alignment. On return from the exception it uses this stacked bit to restore the correct stack	0x01

			alignment.	
8	r	Reserved	Reserved	0x00
7..4	r	Reserved	Reserved	0x00
3	r	UNALIGN_TRP	Always reads as one, indicates that all unaligned accesses generate a HardFault.	0x01
2..0	r	Reserved	Reserved	0x00

### 1.38.22. CPU System Handler Priority Register 2

<b>CPU_SHPR2</b>	<b>CPU System Handler Priority Register 2</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
PRI_11[1:0]		Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_11	Priority of system handler 11, SVCALL. Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..0	rw	Reserved	Reserved	0x000000

### 1.38.23. CPU System Handler Priority Register 3

<b>CPU_SHPR3</b>	<b>CPU System Handler Priority Register 3</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
PRI_15[1:0]		Reserved					
23	22	21	20	19	18	17	16
PRI_14[1:0]		Reserved					
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	rw	PRI_15	Priority of system handler 15, SysTick exception. Refer to the register descriptions of CPU_PRI_0.	0x00
29..24	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
23..22	rw	PRI_14	Priority of system handler 14, PendSV. Refer to the register descriptions of CPU_PRI_0.	0x00
21..16	rw	Reserved	Reserved (read as zero and ignore writes)	0x00
15..0	rw	Reserved	Reserved	0x0000

## 1.38.24. CPU Register Map

CPU Register Map

Register Number = 23

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0x10	CPU_SYST_CSR	Reserved																COUNTFLAG	Reserved																CLKSOURCE	TICKINT	ENCNT
																																			0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
0x14	CPU_SYST_RVR	Reserved								RELOAD[23:0]																											
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x18	CPU_SYST_CVR	Reserved								CURRENT[23:0]																											
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x1C	CPU_SYST_CALIB	NOREF	SKEW	Reserved								TENMS[23:0]																									
			Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x100	CPU_ISER	SETENA[31:0]																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x180	CPU_ICER	CLRENA[31:0]																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x200	CPU_ISPR	SETPEND[31:0]																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0x280	CPU_ICPR	CLRPEND[31:0]																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

MG32F02A Register Definitions (2022\_1109) Page-528



VECTACTIVE[5:0]	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-----------------	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

## 2. Revision History

Version 3.92 Register Definitions (2022_1109)	
1	Change the [Attr] from "w" to "rw" for bits of URTx_RDAT_INV and URTx_TDAT_INV.
Version 3.91 Register Definitions (2021_0806)	
1	Update the register value definitions of PW_WKSTP_DSEL.
Version 3.9 Register Definitions (2021_0331)	
1	Change register attribute from "rw" to "w" in RTC_OUT_STA.
Version 3.8 Register Definitions (2020_1014)	
1	Update the register descriptions in DMA_CHn_NUM, DMA_CHn_CNT.
2	Change PA_OUT/PB_OUT/PC_OUT/PD_OUT/PE_OUT[31..16] default from 0x0000 to 0xFFFF.
3	Add register description about the default value is affected by CFG register in PC_AFS4/5/6/13/14 registers.
4	Update the register descriptions in RTC_RLR and RTC_ALM.
5	Update the register descriptions in TM00_MDS, TM01_MDS.
6	Add "The value 0 is invalid." description in URTx_DET_IDL for URT0/1/2/3.
7	Update the register descriptions of ADC0_AUTOFF_EN.
8	Add descriptions about SWD debugging in I2Cx_RXF and URTx_RXF registers.
9	Modify the PGA gain formula in ADC0_GAIN_PGA.
10	Remove TM36_CC3_MDS 0x6, 0x7 definitions (16bit_PWM_DTG, 8bitx2_PWM_DTG).
11	Add descriptions of TM00_UEV_DIS, TM01_UEV_DIS, TM10_UEV_DIS, TM16_UEV_DIS, TM20_UEV_DIS, TM26_UEV_DIS.
12	Update the register description of URTx_RX_EN (add "URTx_DAT_LINE sets 1-line").
Version 3.7 Register Definitions (2019_1220)	
1	Update the register descriptions in RTC_RLR and RTC_ALM.
Version 3.6 Register Definitions (2019_0715)	
1	Add TMx_CK1_DIV registers for all TMx modules.
2	Correct value definition string "IN 1" to "IN1" for TMx_CKE_SEL, TMx_TRG_MUX registers.
Version 3.5 Register Definitions (2019_0510)	
1	Change "1T clock to 256T clocks" to "0T clock to 255T clocks" in ADC0_SMP_SEL.
2	Change bit number from 5-bits to 4-bits in I2Cx_HT.
3	Change URTx_RXE_LEN to URTx_RXE_NUM in URTx_RXE_MDS register descriptions.
4	Add "register value must > 0" in I2Cx_CK_PSC register descriptions.

<b>Version 3.4 Register Definitions (2019_0103)</b>	
1	Add "This bit does not be set for SYNC mode." in URT0_RXPAR_EN and URT0_TXPAR_EN registers.
2	Add "When selects 'TM00_TRGO', the I2Cx_CK_PSC cannot be set to 0." in I2Cx_CK_SEL.
3	Rename SPI0_BSYF to SPI0_BUSYF.
4	Change the delay time range and value definition in PW_WKSTP_DSEL.
5	Change valid value range to 3~31 in URT0_TXOS_NUM and URT0_RXOS_NUM.
6	Remove I2Cx_WUPF and I2Cx_WUP_IE.
7	Remove TM36_DIR2.
<b>Version 3.3 Register Definitions (2018_1107)</b>	
1	Add "These status bits are used for internal debugging only." in PW_STATE.
2	Change "CK_URTx_INT" to "CK_URTx_TX" in the register description of URTx_IR_PW.
3	Add description about URTx_RTS_OUT and URTx_EN register in URTx_RTS_INV.
4	Add descriptions about setting open-drain mode for URTx_RX or URTx_TX pin in URTx_TXE_MDS and URTx_RXE_MDS registers.
<b>Version 3.2 Register Definitions (2018_0831)</b>	
1	Change from Register Definitions v3.1
2	Update registers' definitions and descriptions of SPI0_NSSI_SEL and SPI0_DAT_LINE.
3	Update register descriptions of ADC0_CH_SEL and remove ADC0_TS_EN register bit.
<b>Version 2.03 Register Definitions (2021_0203)</b>	
1	Released version for register definitions
<b>Version 1.0 Register Definitions (2020_0831)</b>	
1	Initial version for register definitions

### 3. List of abbreviations for registers

Abbreviations	Definition	Descriptions
<b>Attr</b>	access Attribute	Register read/write access attribute
<b>rw</b>	Read/Writer	Indicate the register can be read or write by software.
<b>r</b>	Read	Indicate the register can be read only by software.
<b>w</b>	Write	Indicate the register can be written only by software.
<b>Reserved</b>	Reserved register	Indicate the register is reserved for internal using or future design.
<b>Reset</b>	Reset value	The register default value after chip warm/cold reset by design default or loaded from OB(option byte flash)
<b>Base Address</b>	absolute address	The Base Address is using as the absolute address of CPU addressing for all the registers of a module. The actual address of a register is the Base Address plus the Offset Address.
<b>Offset Address</b>	related address	The Offset Address is using as the related address for one of the registers of a module. The actual address of a register is the Base Address plus the Offset Address.