|
#define | SYSCON_KEY_UNLOCK (0x5A69) |
|
#define | SYSCON_DEFAULT (0x00U) |
|
#define | SYSCON_UART1_RXD (0x01U) |
|
#define | SYSCON_UART2_RXD (0x02U) |
|
#define | SYSCON_LPUART_RXD (0x03U) |
|
#define | SYSCON_LSI (0x04U) |
|
#define | SYSCON_SPINCS_SEL_0 (0x01U << 0) |
|
#define | SYSCON_SPINCS_SEL_1 (0x01U << 1) |
|
#define | SYSCON_SPINCS_SEL_2 (0x01U << 2) |
|
#define | SYSCON_SPINCS_SEL_3 (0x01U << 3) |
|
#define | SYSCON_SPINCS_SEL_4 (0x01U << 10) |
|
#define | SYSCON_TIMETR_SEL_0 (0x01U << 16) |
|
#define | SYSCON_TIMETR_SEL_1 (0x01U << 17) |
|
#define | SYSCON_TIMETR_SEL_2 (0x01U << 18) |
|
#define | SYSCON_TIMETR_SEL_3 (0x01U << 19) |
|
#define | SYSCON_TIMETR_SEL_4 (0x01U << 23) |
|
#define | SYSCON_TIM_ETR_LOWLEVEL (0x00000000U) |
|
#define | SYSCON_TIM_ETR_PA1 (SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PA2 (SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PA3 (SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PB4 (SYSCON_TIMETR_SEL_2) |
|
#define | SYSCON_TIM_ETR_PB5 (SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PC3 (SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PC4 (SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PC5 (SYSCON_TIMETR_SEL_3) |
|
#define | SYSCON_TIM_ETR_PC6 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PC7 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PD1 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PD2 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_2) |
|
#define | SYSCON_TIM_ETR_PD3 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PD4 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PD6 (SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PA4 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PB0 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PB1 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PB2 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_2) |
|
#define | SYSCON_TIM_ETR_PB3 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PB6 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PB7 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_2 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PC0 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_3) |
|
#define | SYSCON_TIM_ETR_PC1 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PC2 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_1) |
|
#define | SYSCON_TIM_ETR_PD0 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_1 | SYSCON_TIMETR_SEL_0) |
|
#define | SYSCON_TIM_ETR_PD7 (SYSCON_TIMETR_SEL_4 | SYSCON_TIMETR_SEL_3 | SYSCON_TIMETR_SEL_2) |
|
#define | SYSCON_SPI_NCS_HIGHLEVEL (0x00000000U) |
|
#define | SYSCON_SPI_NCS_PA1 (SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PA2 (SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PA3 (SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PB4 (SYSCON_SPINCS_SEL_2) |
|
#define | SYSCON_SPI_NCS_PB5 (SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PC3 (SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PC4 (SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PC5 (SYSCON_SPINCS_SEL_3) |
|
#define | SYSCON_SPI_NCS_PC6 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PC7 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PD1 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PD2 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_2) |
|
#define | SYSCON_SPI_NCS_PD3 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PD4 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PD6 (SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PA4 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PB0 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PB1 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PB2 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_2) |
|
#define | SYSCON_SPI_NCS_PB3 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PB6 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PB7 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_2 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PC0 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_3) |
|
#define | SYSCON_SPI_NCS_PC1 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PC2 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_1) |
|
#define | SYSCON_SPI_NCS_PD0 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_1 | SYSCON_SPINCS_SEL_0) |
|
#define | SYSCON_SPI_NCS_PD7 (SYSCON_SPINCS_SEL_4 | SYSCON_SPINCS_SEL_3 | SYSCON_SPINCS_SEL_2) |
|
#define | SYSCON_CLKFAILBRKEN SYSCON_TIM1CR_CLKFAILBRKEN |
|
#define | SYSCON_DSLPBRKEN SYSCON_TIM1CR_DSLPBRKEN |
|
#define | SYSCON_OCOUT_LOWLEVEL SYSCON_TIM1CR_TIM1BRKOUTCFG |
|
#define | SYSCON_OCOUT_BYTIM1 (0x00U) |
|