

8051-Based MCU

MGEQ1C064 Data Sheet

Version: 0.12

This document contains information on a new product under development by Megawin. Megawin reserves the right to change or discontinue this product without notice. © Megawin Technology Co., Ltd. 2023 All rights reserved.

Features

- AEC-Q100 Grade 2 qualified
- 1-T 80C51 Central Processing Unit
- MGEQ1C064 with 64K Bytes flash ROM
 - ISP memory zone could be optioned as 0.5KB/1.0KB~7.5KB
 - Flexible IAP size by software configured
 - Code protection for flash memory access
 - Flash write/erase cycle: 20,000
 - Flash data retention: 100 years at 25°C
 - Default MGEQ1C064 Flash space mapping
 - * AP Flash default mapping (61.5KB, 0000h~F5FFh)
 - * IAP Flash default mapping (1.0KB, F600h~F9FFh)
 - * ISP Flash default mapping (1.5KB, FA00h~FFFFh), ISP Boot code
- Data RAM:
 - On-chip 256 bytes scratch-pad RAM
 - MGEQ1C064 3840 bytes expanded RAM (XRAM)
 - Support page select on XRAM access
- Dual data pointer
- External Memory Bus interface (EMB)
 - Only support No Address mode access (LCD 8080 I/F)
- Provide one channel DMA engine
 - P2P, M2P, P2M
 - Memory target: on-chip XRAM & EMB
 - Peripheral target: UART0/1/2/3, SPI, TWI0/I2C0, I2C1, ADC12, EMB & CRC16
 - Timer 5 and Timer 6 are used for DMA, but it also can be traded as independent timer when DMA not in use
- Interrupt controller
 - 24 sources, four-level-priority interrupt capability
 - Four external interrupt inputs, nINT0, nINT1, nINT2 and nINT3 with glitch filter
 - All external interrupts support High/Low level or Rising/Falling edge trigger
- Total 14/ 17(with split mode) timers in MGEQ1C064
 - RTC Timer and WDT Timer
 - Timer 0, Timer 1, Timer 2, Timer 3 and Timer 4
 - PCA0, Program Counter Array 0
 - S0 BRG, S1 BRG, S2 BRG and S3 BRG
 - If Timer 2/3/4 in split mode, MGEQ1C064 has total 17 timers
 - Timer 5/6 of DMA module also can be used as timer
- 7 16-bit timer/counters, Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, Timer 5, Timer 6
 - X12 mode and timer clock output function
 - Synchronous control of Run-Enable, Stop and Reload on Timer 0~4
 - New 5 operating modes in Timer 2/3/4 with 8 clock sources and 8 capture sources
 - Timer 2/3/4 can be split to two 8-bit timers
 - Clock Count Output (CCO) on T2CKO, T3CKO and T4CKO
 - Timer 0~4 support PWM mode
 - Timer 2/3/4 support Duty Capture function
- One Programmable 16-bit counter/timer Arrays (PCA0) with 8 Compare/PWM modules
 - PCA0 has 6 CCP (Capture/Compare/PWM) modules and 2 CP (Compare/PWM) modules
 - Reloadable 16-bit base counter to support variable length PWM
 - Up to 144 MHz clock source from on-chip CKM
 - Capture mode, 16-bit software timer mode and High speed output mode
 - Buffered capture mode to monitor narrow pulse input

- Variable 8/10/12/16-bit PWM mode, the PCA can be configured to:
 - ★ Up to 8 channels un-buffered 10/12/16-bit PWM, or
 - * Up to 8 channels buffered 2~8-bit PWM, or
 - * Up to 4 channels buffered 9~16-bit PWM
- PCA0 PWM module 0~5 with dead-time control, break control and central-aligned option
- 8 Inputs Keypad Interrupt (KBI)
- Output signal Break & Modulator 0/1 (OBM0/1)
 - Multi-source modulator and selectable carrier source
 - Support fast Event Break function
- 12-Bit Single-ended ADC
 - Programmable throughput up to 1.0M sps
 - MGEQ1C064 has 10 channel external inputs and 2 channels for internal reference voltage (IVR/1.4V) and internal VSS
 - Support window detect function on ADC result
 - Support channel scan mode
 - ADC VREF+ from external input
- Analog Comparator 0
 - Selectable internal voltage reference (IVR/1.4V) on ACNI0
 - 4 selectable ACPI0(+) inputs
 - Wake-up from power-down and idle
 - Glitch filter option and output to internal timer capture
 - Analog Comparator 1/2
 - Selectable internal voltage reference (IVR/1.4V) on ACNI1/ACNI2
 - Wake-up from power-down and idle
 - Glitch filter option and output to internal timer capture
- Enhanced UART (S0)
 - Framing Error Detection
 - Automatic Address Recognition
 - Max. UART baud rate up to 3.6864MHz/ 6MHz
 - Support SPI Master in Mode 4, up to 12MHz on SPICLK
 - Built-in baud rate generator (S0BRG) to support TX or RX on different baud rate
 - Support LIN bus protocol with auto baud rate detection in mode 5
 - S0BRG in timer mode cascaded with Timer 0/1 to be a 16/24-bit timer/counter
- 2nd/3rd/4th UART (S1/ S2/ S3)
 - Max. UART baud rate up to 1.8432/3.0MHz
 - Support SPI Master in Mode 4, up to 12MHz on SPICLK
- One Master/Slave SPI serial interface
 - Max. 24MHz SPICLK on SPI master
 - Max 12MHz on SPI slave
 - QPI mode support
 - Up to 5 SPI masters including S0/S1/S2/S3 in mode 4
 - Support daisy-chain function in SPI slave mode
 - Three Master/Slave two wire serial interfaces: TWI0/I2C0, TWI1/I2C1 and STWI (SI2C)
 - Two Master/Slave hardware engine: TWI0/I2C0 and TWI1/I2C1
 - Max. 1MHz on I2C0/I2C1 master mode and Max. 400KHz on I2C0/I2C1 slave mode
 - One software TWI/I2C, STWI/ SI2C, Start/Stop serial interface detection (SID)
 - Multiple slave address recognition on I2C0/I2C1
 - Programmable Watchdog Timer (WDT), clock sourced from ILRCO, XTAL or SYSCLK/12
 - One time enabled by CPU or power-on
 - Interrupt CPU or Reset CPU on WDT overflow
 - Support WDT function in power down mode (watch mode) for auto-wakeup function
- Real-Time-Clock (RTC) module, clock sourced from XTAL, ILRCO, WDTPS, WDTOF, SYSCLK or SYSCLK/12

- Programmable interrupt period from mini-second wakeup to minute wakeup
- 21-bit length system timer
- Beeper function
- General purpose logic (GPL/CRC)
 - Bit order reversed function
 - 16-bit CRC engine (CCITT-16 polynomial)
 - Support automatic CRC of flash content
 - Programmable initial seed function of CRC
- On-Chip-Debug interface (OCD)
- Maximum 44 GPIOs
 - P3 can be configured to quasi-bidirectional, push-pull output, open-drain output and input only
 - P0, P1, P2, P4 and P6 (P5, P7 are not released in 48 pin package) can be configured to open-drain output or push-pull output
 - P6.0, P6.1 and P4.7 shared with XTAL2, XTAL1 and RST
 - Programmable GPIO driving strength and driving speed
 - On chip pull-up enabled on each pin
- Clock Sources
 - Internal 12MHz/11.059MHz oscillator (IHRCO): factory calibrated to ±1%, typical
 - External crystal mode, support 32.768KHz oscillating and missing clock detection (MCD)
 - Internal Low power 32KHz RC Oscillator (ILRCO)
 - External clock input (ECKI) on P6.0/XTAL2, up to 25MHz
 - Internal RC Oscillator output on P6.0/XTAL2
 - On-chip Clock Multiplier (CKM) to provide high speed clock source (144MHz / 96MHz)
- Two Brown-Out Detectors
 - BOD0: detect 1.7V
 - BOD1: selected detection level on 4.2V/3.7V/2.4V/2.0V
 - Interrupt CPU or reset CPU
 - Wake up CPU in Power-Down mode (BOD1)
- Multiple power control modes: idle mode, power-down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode.
 - All interrupts can wake up IDLE mode
 - 19 sources with 23 pins to wake up Power-Down mode
 - Slow mode and sub-clock mode support low speed MCU operation
 - RTC mode supports RTC to resume CPU in power down
 - Watch mode supports WDT to resume CPU in power down
 - Monitor mode supports BOD1 to resume CPU in power down
- Operating voltage range: 2.4V 5.5V
 - Minimum 2.4V requirement in flash write operation (ISP/IAP/ICP)
- Operation frequency range: 36MHz (max)
 - External clock input mode, 0 25MHz @ 2.4V 5.5V
 - CPU up to 25MHz @ 2.4V 5.5V
 - CPU up to 36MHz @ 2.7V -5.5V with on-chip CKM
- 16-Bytes Unique ID code
- Operating Temperature:
 - Industrial (-40°C to +105°C)
- Package Types:
 - LQFP48 (7 x 7 mm): MGEQ1C064AD48 (64K)

List of Contents

Fea	tures.		. 3
List	of Co	ntents	. 6
List	of Fig	jures	13
		bles	
1.		eral Description	
2.		Diagram	
2. 3.		ial Function Register	
5.	3.1.	SFR Map (Page 0~F)	
	3.2.	SFR Bit Assignment (Page 0~F)	
	3.3.	Auxiliary SFR Map (Page P)	
	3.4.	Auxiliary SFR Bit Assignment (Page P)	31
4.		Configurations	
ч.	4.1.	Package Instruction	
	4.2.	Pin Description	
	4.3.	Alternate Function Redirection	
5.	8051		
5.	5.1.	CPU Register	
	5.2.	CPU Timing	
	5.3.	CPU Addressing Mode	
6.		ory Organization	
0.	6.1.	On-Chip Program Flash	
	6.2.	On-Chip Data RAM	
	6.3.	On-chip expanded RAM (XRAM)	
	6.4.	EMB, Off-Chip External data Memory Bus	
	6.4.1.	No Address Phase mode for MOVX 8-bit Data Access	
	6.5.	Declaration Identifiers in a C51-Compiler	
7.	XRA	M Access	54
	7.1.	MOVX on 16-bit Address with dual DPTR	-
	7.2.	MOVX on 8-bit Address with XRPS	
8.	Direc	t Memory Access Controller (DMA)	
		DMA Structure	
	8.2.	DMA Operation	
	8.2.1.	DMA Transfer Types	
	8.2.2.	DMA Transfer Mode	
	8.2.3. 8.2.4.	Transfer Count & Address Pointer Start a DMA Transfer	
	8.2.4. 8.2.5.	Suspend or Stop DMA Transfer	
	8.2.6.	DMA Interrupt	
	8.2.7.	DMA Loop Mode	
	8.2.8.	Error Handling in DMA	
	8.2.9. 8.2.10.	Data Copied to CRC16 Timer 5 & Timer 6	
	8.3.	DMA Register	
	8.4.	Timer 5 Register	
	8.5.	Timer 6 Register	
9.	Svste	em Clock	
•••	9.1.	Clock Structure	
	9.2.	Clock Source Switching	
	9.3.	On-chip CKM (PLL)	
	9.4.	Missing Clock Detection (MCD)	
	9.5.	Fast wake-up for XTAL mode	

	9.6.	Wake-up clock from CKM	.70
	9.7.	Clock Register	.71
10.	Watcl	n Dog Timer (WDT)	75
		WDT Structure	
	10.2.	WDT During Idle	.75
		WDT During Power Down (Auto Wake Up)	
		WDT Register	
		WDT Hardware Option	
11.		Time-Clock (RTC)/System-Timer	
	11.1.	RTC Register	
12		m Reset	
12.	12.1.	Reset Source	
	12.1.	Power-On Reset	
	12.2.	External Reset	
	-		
	12.4.	Software Reset	
	12.5.	Brown-Out Reset	-
	12.6.	WDT Reset	
	12.7.	MCD Reset	
	12.8.	Illegal Address Reset	
4.0	12.9.	Stack Pointer Warning Reset	
13.		r Management	
	13.1.	Brown-Out Detector	
	13.2.	Power Saving Mode	
	13.2.1.	Slow Mode	
	13.2.2. 13.2.3.	Sub-Clock Mode	
	13.2.3.	RTC Mode Watch Mode	
	13.2.4.	Monitor Mode	
	13.2.6.	Idle Mode	
	13.2.7.	Power-down Mode	
	13.2.8.	Interrupt Recovery from Power-down	
	13.2.9.	Reset Recovery from Power-down	
). KBI wakeup Recovery from Power-down	
	13.3.	Power Control Register	.91
14.		gurable I/O Ports (GPIO)	
		IO Structure	
	14.1.1.	Port 3 Quasi-Bidirectional IO Structure	
	14.1.2. 14.1.3.	Port 3 Push-Pull Output Structure Port 3 Input-Only (High Impedance Input) Structure	
	14.1.3.	Port 3 Open-Drain Output Structure	
	14.1.5.	General Analog Input Only Structure	
	14.1.6.	General Open-Drain Output with Pull-up Resistor Structure	
	14.1.7.	General Open-Drain Output Structure	
	14.1.8.	General Port Digital Input Configured	
	14.1.9.	General Push-Pull Output Structure	. 97
	14.1.10	 Port Pin Output Driving Strength Selection Port Pin Output Fast Driving Selection 	. 97
		I/O Port Register	
	14.2.1.	Port 0 Register	
	14.2.2.	Port 1 Register	
	14.2.3.	Port 2 Register	. 99
	14.2.4.	Port 3 Register	
	14.2.5.	Port 4 Register	
	14.2.6.	Port 5 Register (Not support in 48 pin package)	
	14.2.7. 14.2.8.	Port 6 Register Port 7 Register (Not support in 48 pin package)	
	14.2.9.	Port Output Driving Strength Control Register	

	14.2.10.	Port Output Fast Driving Control Register	103
15.	Interru	pt1	05
		nterrupt Structure1	
		nterrupt Source1	
		nterrupt Enable1	
	15.4. I	nterrupt Priority1	110
	15.5. I	nterrupt Process1	111
		NNTx Input Source Selection and input filter (x=0~3)1	
		nterrupt Register1	
16.	Timers	s/Counters1	23
	16.1. 7	Timer 0 and Timer 11	123
	16.1.1.	Timer 0/1 Mode 0	123
	16.1.2.	Timer 0/1 Mode 1	125
	16.1.3.	Timer 0/1 Mode 2	126
	16.1.4.	Timer 0/1 Mode 3	127
	16.1.5.	Timer 0/1 Programmable Clock-Out	128
	16.1.6.	Timer 0/1 Register	131
	16.2.	Timer 2	135
	16.2.1.	Timer 2 Mode 0 (Auto-Reload and External Interrupt)	
	16.2.2.	Timer 2 Mode 1 (Auto-Reload with External Interrupt)	
	16.2.3.	Timer 2 Mode 2 (Capture)	
	16.2.4.	Timer 2 Mode 3 (Capture with Auto-Zero)	138
	16.2.5.	Timer 2 Mode 6 (Duty Capture)	
	16.2.6.	Split Timer 2 Mode 0 (AR and Ext. INT)	
	16.2.7.	Split Timer 2 Mode 1 (AR with Ext. INT)	
	16.2.8.	Split Timer 2 Mode 2 (Capture)	
	16.2.9.	Split Timer 2 Mode 3 (Capture with Auto-Zero)	
	16.2.10.	Split Timer 2 Mode 4 (8-bit PWM Mode)	
	16.2.11.	Baud-Rate Generator Mode (BRG)	145
	16.2.12.	Timer 2 Programmable Clock Output	147
	16.2.13.	Timer 2 Register	149
	16.3. 7	Timer 3	153
	16.3.1.	Timer 3 Mode 0 (Auto-Reload and External Interrupt)	153
	16.3.2.	Timer 3 Mode 1 (Auto-Reload with External Interrupt)	
	16.3.3.	Timer 3 Mode 2 (Capture)	
	16.3.4.	Timer 3 Mode 3 (Capture and Auto-Zero)	
	16.3.5.	Timer 3 Mode 6 (Duty Capture)	157
	16.3.6.	Split Timer 3 Mode 0 (AR and Ext. INT)	158
	16.3.7.	Split Timer 3 Mode 1 (AR with Ext. INT)	159
	16.3.8.	Split Timer 3 Mode 2 (Capture)	160
	16.3.9.	Split Timer 3 Mode 3 (Capture with Auto-Zero)	161
		Split Timer 3 Mode 4 (8-bit PWM Mode)	
		Timer 3 Programmable Clock Output	
	16.3.12.	Timer 3 Register	165
	16.4. 7	Fimer 41	169
	16.4.1.	Timer 4 Mode 0 (Auto-Reload and External Interrupt)	169
	16.4.2.	Timer 4 Mode 1 (Auto-Reload with External Interrupt)	170
	16.4.3.	Timer 4 Mode 2 (Capture)	
	16.4.4.	Timer 4 Mode 3 (Capture and Auto-Zero)	172
	16.4.5.	Timer 4 Mode 6 (Duty Capture)	
	16.4.6.	Split Timer 4 Mode 0 (AR and Ext. INT)	174
	16.4.7.	Split Timer 4 Mode 1 (AR with Ext. INT)	
	16.4.8.	Split Timer 4 Mode 2 (Capture)	
	16.4.9.	Split Timer 4 Mode 3 (Capture with Auto-Zero)	
	16.4.10.		
		Timer 4 Programmable Clock Output	
		Timer 4 Register	
	16.5.	Fimer Global Control1	
	16.5.1.	Global Enable for all Timer Run	185
	16.5.2.	Global Control for all Timer Reload	185

	16.5.3. Global Control for all Timer Stop	186
17.	Programmable Counter Array (PCA0)	.187
	17.1. PCA Overview	
	17.2. PCA Timer/Counter	
	17.3. Compare/Capture Modules	
	17.4. Operation Modes of the PCA	194
	17.4.1. Capture Mode	195
	17.4.2. Buffered Capture Mode	
	17.4.3. 16-bit Software Timer Mode (Compare mode)	197
	17.4.4. High Speed Output Mode (Compare Output mode)	197
	17.4.5. Buffered 8-bit PWM Mode	
	17.4.6. Un-buffered 10/12/16-bit PWM Mode	
	17.4.7. Buffered 10/12/16-bit PWM Mode	
	17.4.8. COPM Mode	
	17.4.9. Buffered COPM Mode	
	17.4.10. FIFO Data Mode	
	17.4.11. Enhanced PWM Control	
	17.4.12. PCA Module Output Control	
	17.4.13. Variable Resolution on Central Aligned PWM	
18.	Serial Port 0 (UART0)	.215
	18.1. Serial Port 0 Mode Selection	
	18.2. Serial Port 0 Mode 0	
	18.3. Serial Port 0 Mode 1	
	18.4. Serial Port 0 Mode 2 and Mode 3	220
	18.5. Frame Error Detection	220
	18.6. Multiprocessor Communications	221
	18.7. Automatic Address Recognition	
	18.8. Baud Rate Setting	
	18.8.1. Baud Rate Selection in S0	
	18.8.2. Baud Rate in Mode 0	
	18.8.3. Baud Rate in Mode 2	
	18.8.4. Baud Rate in Mode 1 & 3 18.8.4.1. Using Timer 1 as the Baud Rate Generator	
	18.8.4.2. Using Timer 2 as the Baud Rate Generator	
	18.8.4.3. Using Split Timer 2 as the Baud Rate Generator	
	18.8.4.4. Using S0 Baud Rate Timer as the Baud Rate Generator (S0BRG)	
	18.8.4.5. Using S1 Baud Rate Timer as the Baud Rate Generator (S1BRG)	238
	18.9. Serial Port 0 Mode 4 (SPI Master)	238
	18.10. Serial Port 0 Register	
	18.11. Serial Port 0 Enhance function	
	18.11.1. S0 Baud Rate Generator (S0BRG)18.11.2. Independent Baud Rate Generator S0BRG for S0	244
	18.11.2. So LIN Bus Register	
	18.11.4. S0 acts as 8-bit Timer Mode	
	18.11.5. S0 acts as 16-bit Timer Mode	
	18.11.6. S0BRG Programmable Clock Output	
40		
19.	Serial Port 1 (UART1)	
	19.1. Serial Port 1 Baud Rate Generator (S1BRG)	248
	19.2. Serial Port 1 Baud Rate Setting	
	19.2.1. Baud Rate in Mode 0	
	19.2.2. Baud Rate in Mode 2	
	19.2.3. Baud Rate in Mode 1 & 3	
	19.3. Serial Port 1 Mode 4 (SPI Master)	
	19.4. 8-Bit Timer Mode on S1BRG	
	19.5. 16-Bit Timer Mode on S1BRG	
	19.6. S1BRT Programmable Clock Output	
	19.7. S1 Baud Rate Generator for S0	258
	19.8. Serial Port 1 Register	259

20.	Serial Port 2 (UART2)	.262
	20.1. Serial Port 2 Baud Rate Generator (S2BRG)	262
	20.2. Serial Port 2 Baud Rate Setting	263
	20.2.1. Baud Rate in Mode 0	263
	20.2.2. Baud Rate in Mode 2	
	20.2.3. Baud Rate in Mode 1 & 3	
	20.3. Serial Port 2 Mode 4 (SPI Master)	
	20.4. 8-Bit Timer Mode on S2BRG.	
	20.5. 16-Bit Timer Mode on S2BRG	
	20.6. S2BRT Programmable Clock Output	
	20.7. Serial Port 2 Register	
21.	Serial Port 3 (UART3)	
	21.1. Serial Port 3 Baud Rate Generator (S3BRG)	
	21.2. Serial Port 3 Baud Rate Setting	
	21.2.1. Baud Rate in Mode 0	
	21.2.2. Baud Rate in Mode 2	
	21.2.3. Baud Rate in Mode 1 & 321.3. Serial Port 3 Mode 4 (SPI Master)	
	21.3. Serial Port 3 Mode 4 (SPI Master)21.4. 8-Bit Timer Mode on S3BRG	
	21.6. S3BRT Programmable Clock Output	
~~	21.7. Serial Port 3 Register	
22.	Serial Peripheral Interface (SPI)	
	22.1. Typical SPI Configurations	
	22.1.1. Single Master & Single Slave	
	22.1.2. Dual Device, where either can be a Master or a Slave22.1.3. Single Master & Multiple Slaves	
	22.1.3. Single Master & Multiple Slaves	
	22.2. Configuring the SFT	
	22.2.2. Additional Considerations for a Master	
	22.2.3. Mode Change on nSS-pin	
	22.2.4. Transmit Holding Register Full Flag	
	22.2.5. Write Collision	
	22.2.6. SPI Clock Rate Select	
	22.3. Data Mode	281
	22.4. Daisy-Chain Connection	
	22.4.1. Configuring the Daisy-Chain	
	22.5. QPT Mode Connection	
	22.6. SPI Register	
23	Two Wire serial Interface (TWI0/I2C0 & TWI1/I2C1)	
20.		
	23.1. Operating Modes	
	23.1.2. Master Receiver Mode	
	23.1.3. Slave Transmitter Mode	
	23.1.4. Slave Receiver Mode	
	23.1.5. Multiple slave address recognition	
	23.2. Miscellaneous States	
	23.3. Using the TWI/I2C	
	23.4. TWI0/I2C0 Register	
	23.5. TWI1/I2C1 Register	
24.	Serial Interface Detection (STWI/SI2C)	.306
	24.1. SID Structure	
	24.2. SID Register	
25	Beeper	
	r -	

	25.1. Beeper Register	
26.	Keypad Interrupt (KBI)	
	26.1. KBI Structure	
	26.2. KBI Register	
27	General Purpose Logic (GPL-CRC)	
21.		
	27.1. GPL-CRC Structure	
	27.2. GPL-BOREV Structure	
	27.3. GPL Register	313
28.	Output signal Break & Modulator 0/1 (OBM0/1)	
	28.1. OBM Structure	
	28.2. OBM0 Register	
	28.3. OBM1 Register	
20		
29.	12-Bit ADC	
	29.1. ADC Structure	
	29.2. ADC Operation	
	29.2.1. ADC Input Channels	
	29.2.2. ADC Internal Voltage Reference	
	29.2.3. Starting a Conversion	
	29.2.4. ADC Conversion Rate 29.2.5. ADC Interrupts	
	29.2.6. ADC Window Detect	
	29.2.7. ADC Channel Scan Mode	
	29.2.8. Transfer ADC Data by DMA	
	29.2.9. I/O Pins Used with ADC Function	330
	29.2.10. Idle and Power-Down Mode	
	29.2.11. How to improve ADC Accuracy	
	29.3. ADC Register	
30.	Analog Comparator 0/1/2 (AC0/AC1/AC2)	
	30.1. AC0/AC1/AC2 Structure	
	30.2. AC0/AC1/AC2 Register	
21	Internal Voltage Reference (IVR, 1.4V)	
51.		
	31.1. IVR (1.4V) Structure	
	31.2. IVR Register	
	31.3. How to read IVR (1.4V) ADC Prestored value	346
32.	ISP and IAP	347
	32.1. MGEQ1C064 Flash Memory Configuration	
	32.2. MGEQ1C064 Flash Access in ISP/IAP	
	32.2.1. ISP/IAP Flash Page Erase Mode	
	32.2.2. ISP/IAP Flash Byte Program Mode	
	32.2.3. ISP/IAP Flash Read Mode	
	32.3. ISP Operation	353
	32.3.1. Hardware approached ISP	353
	32.3.2. Software approached ISP	
	32.3.3. Notes for ISP	
	32.4. In-Application-Programming (IAP)	
	32.4.1. IAP-memory Boundary/Range for MGEQ1C064	
	32.4.2. Update data in IAP-memory	
	32.4.3. Notes for IAP	
	32.5. ISP/IAP Register	
00	32.5.1. ISP/IAP Sample Code	
33.	Page P SFR Access	
34.	Auxiliary SFRs	
	Hardware Option	
	Application Notes	
50.	Application Notes	

	36.1.	Power Supply Circuit	
	36.2.	Reset Circuit	377
	36.3.	XTAL Oscillating Circuit	
	36.4.	ICP and OCD Interface Circuit	
	36.5.	In-Chip-Programming Function	
	36.6.	On-Chip-Debug Function	
37.	Elect	rical Characteristics	
	37.1.	Absolute Maximum Rating	
	37.2.	DC Characteristics	
	37.3.	External Clock Characteristics	
	37.4.	IHRCO Characteristics	
	37.5.	ILRCO Characteristics	
	37.6.	CKM Characteristics	
	37.7.	Flash Characteristics	
	37.8.	ADC Characteristics	
	37.9.	IVR Characteristics	
	37.10.	Analog Comparator AC0/AC1/AC2 Characteristics	
	37.11.	Serial Port Timing Characteristics	
	37.12.	SPI Timing Characteristics	
	37.13.	EMB Timing Characteristics	
38.	Instru	uction Set	
		age Dimension	
•••		LQFP-48 (7mm X 7mm) Dimension	
40		sion History	
		aimers	
41.	DISCI	สแบตเอ	400

List of Figures

Figure 2–1. MGEQ1C064 Block Diagram	23
Figure 4–1. MGEQ1C064AD48 LQFP48 Top View	32
Figure 6–1. Program Memory	48
Figure 6–2. Data Memory	49
Figure 6–3. Lower 128 Bytes of Internal RAM	50
Figure 6–4. SFR Space	50
Figure 6–5. No Address Phase EMB Configuration	52
Figure 6–6. No Address Phase EMB for 8-bit Data Access	52
Figure 7–1. Dual DPTR Structure	54
Figure 7–2. XRPS Structure	56
Figure 8–1. DMA Access Diagram	57
Figure 8–2. DMA Structure	58
Figure 8–3. DMA Interrupt	61
Figure 8–4. Timer 5 Structure	62
Figure 8–5. Timer 6 Structure	63
Figure 9–1. System Clock	69
Figure 10–1. Watch Dog Timer	75
Figure 11–1. Real-Time-Clock Counter	79
Figure 12–1. System Reset Source	82
Figure 13–1. Brown-Out Detector 0/1	86
Figure 13–2. Wakeup structure of Power Down mode	88
Figure 14–1. Port 3 Quasi-Bidirectional I/O	94
Figure 14–2. Port 3 Push-Pull Output	94
Figure 14–3. Port 3 Input-Only	94
Figure 14–4. Port 3 Open-Drain Output	95
Figure 14–5. General Analog-Input-Only	95
Figure 14–6. General Open-Drain output with pull-up resistor	96
Figure 14–7. General Open-Drain Output	96
Figure 14–8. General Push-Pull Output	97
Figure 15–1. Interrupt System	106
Figure 15–2. System flag interrupt configuration	109
Figure 15–3. Configuration of nINT0~3 port pin selection	112
Figure 16–1. Timer 0 Mode 0 Structure	123
Figure 16–2. Timer 1 Mode 0 Structure	124
Figure 16–3. Timer 0 Mode 1 Structure	125
Figure 16–4. Timer 1 Mode 1 Structure	125
Figure 16–5. Timer 0 Mode 2 Structure	126
Figure 16–6. Timer 1 Mode 2 Structure	126
Figure 16–7. Timer 0 Mode 3 Structure	127

Figure 16–8. Timer 0 clock out equation	128
Figure 16–9. Timer 0 clock out equation	128
Figure 16–10. Timer 0 in Clock Output Mode	128
Figure 16–11. Timer 0 Clock Output Control	130
Figure 16–12. Timer 1 in Clock Output Mode	130
Figure 16–13. Timer 2 Mode 0 Structure (Auto-Reload and Exteranl Interrupt Mode)	135
Figure 16–14. Timer 2 Mode 1 Structure (Auto-Reload with External Interrupt Mode)	136
Figure 16–15. Timer 2 Mode 2 Structure (Capture Mode)	137
Figure 16–16. Timer 2 Mode 3 Structure (Capture with Auto-Zero on TL2 & TH2)	138
Figure 16–17. Timer 2 Mode 6 Structure (Duty Capture)	139
Figure 16–18. Split Timer 2 Mode 0 Structure (AR and Ext. INT)	140
Figure 16–19. Split Timer 2 Mode 1 Structure (AR with Ext. INT)	141
Figure 16–20. Split Timer 2 Mode 2 Structure (Capture)	142
Figure 16–21. Split Timer 2 Mode 3 Structure (Capture with Auto-Zero on TH2)	143
Figure 16–22. Split Timer 2 Mode 4 Structure (8-bit PWM mode)	144
Figure 16–23. Timer 2 in Baud-Rate Generator Mode	145
Figure 16–24. Split Timer 2 in Baud-Rate Generator Mode	146
Figure 16–25. Timer 2 clock out equation	147
Figure 16–26. Timer 2 in Clock-Out Mode	147
Figure 16–27. Split Timer 2 clock out equation	148
Figure 16–28. Split Timer 2 in Clock-Out Mode	148
Figure 16–29. Timer 3 Mode 0 Structure (Auto-Reload and Exteranl Interrupt Mode)	153
Figure 16–30. Timer 3 Mode 1 Structure (Auto-Reload with External Interrupt Mode)	154
Figure 16–31. Timer 3 Mode 2 Structure (Capture Mode)	155
Figure 16–32. Timer 3 Mode 3 Structure (Capture with Auto-Zero on TL3 & TH3)	156
Figure 16–33. Timer 3 Mode 6 Structure (Duty Capture)	157
Figure 16–34. Split Timer 3 Mode 0 Structure (AR and Ext. INT)	158
Figure 16–35. Split Timer 3 Mode 1 Structure (AR with Ext. INT)	159
Figure 16–36. Split Timer 3 Mode 2 Structure (Capture)	160
Figure 16–37. Split Timer 3 Mode 3 Structure (Capture with Auto-Zero on TH3)	161
Figure 16–38. Split Timer 3 Mode 4 Structure (8-bit PWM mode)	162
Figure 16–39. Timer 3 clock out equation	163
Figure 16–40. Timer 3 in Clock-Out Mode	163
Figure 16–41. Split Timer 3 clock out equation	164
Figure 16–42. Split Timer 3 in Clock-Out Mode	164
Figure 16–43. Timer 4 Mode 0 Structure (Auto-Reload and Exteranl Interrupt Mode)	169
Figure 16–44. Timer 3 Mode 1 Structure (Auto-Reload with External Interrupt Mode)	170
Figure 16–45. Timer 4 Mode 2 Structure (Capture Mode)	171
Figure 16–46. Timer 4 Mode 3 Structure (Capture with Auto-Zero on TL4 & TH4)	172
Figure 16–47. Timer 4 Mode 6 Structure (Duty Capture)	173

Figure 16–48. Split Timer 4 Mode 0 Structure (AR and Ext. INT)	174
Figure 16–49. Split Timer 4 Mode 1 Structure (AR with Ext. INT)	175
Figure 16–50. Split Timer 4 Mode 2 Structure (Capture)	176
Figure 16–51. Split Timer 4 Mode 3 Structure (Capture with Auto-Zero on TH4)	177
Figure 16–52. Split Timer 4 Mode 4 Structure (8-bit PWM mode)	178
Figure 16–53. Timer 4 clock out equation	179
Figure 16–54. Timer 4 in Clock-Out Mode	179
Figure 16–55. Split Timer 4 clock out equation	180
Figure 16–56. Split Timer 4 in Clock-Out Mode	180
Figure 17–1. PCA Block Diagram	187
Figure 17–2. PCA Timer/Counter	188
Figure 17–3. PCA Interrupt System	190
Figure 17-4. PCA Capture Mode	195
Figure 17–5. PCA Buffered Capture Mode (BMEn=1, n= 0, 2, 4)	196
Figure 17–6. PCA Buffered Capture Mode Waveform	196
Figure 17–7. PCA Software Timer Mode	197
Figure 17–8. PCA High Speed Output Mode	197
Figure 17–9. PCA Buffered 8-bit PWM Mode	198
Figure 17–10. PCA Un-buffered10/12/16-bit PWM Mode	199
Figure 17–11. PCA Buffered 10/12/16-bit PWM Mode (with dead time control)	200
Figure 17–12. PCA COPM Mode	201
Figure 17–13. PCA Buffered COPM Mode	202
Figure 17–14. PCA channel for FIFO Data Mode	203
Figure 17–15. PWM Waveform with Dead-Time Control	204
Figure 17–16. Waveform of Edge Aligned PWM and Central Aligned PWM	205
Figure 17–17. Latch Mode Waveform of PWM Break control	206
Figure 17–18. Cycle-by-Cycle Mode Waveform of PWM Break control	206
Figure 17–19. PCA PWM Break control source	207
Figure 17–20. PCA Module output control	208
Figure 17–21. Aligned output control on POEn (e.g. waveform in edge-aligned PWM)	209
Figure 17–22. Central Aligned PWM with Variable Resolution	214
Figure 18–1. Mode 1 Data Frame	216
Figure 18–2. Mode 2, 3 Data Frame	216
Figure 18–3. Serial Port 0 Mode 0	217
Figure 18–4. Mode 0 Transmission Waveform	218
Figure 18–5. Mode 0 Reception Waveform	218
Figure 18–6. Serial Port Mode 1, 2, 3	219
Figure 18–7. UART0 Frame Error Detection	220
Figure 18–8. UART0 Multiprocessor Communications	221
Figure 18–9. Auto-Address Recognition	222

Figure 18–10. S0 Baud Rate Selection	224
Figure 18–11. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0)	238
Figure 18–12. Serial Port 0 Mode 4, Single Master and Multiple Slaves configuration (n = 0)	238
Figure 18–13. Serial Port 0 Mode 4 transmission waveform (n = 0)	239
Figure 18–14. S0BRG configuration	244
Figure 18–15. S0 8-bit Timer Mode	246
Figure 18–16. S0 16-bit Timer Mode	246
Figure 18–17. S0BRG Clock Output (S0BRG in 8-bit Timer Mode)	247
Figure 18–18. S0BRG Clock Output (S0BRG for UART Mode)	247
Figure 19–1. S1BRG configuration (S1TME=0)	248
Figure 19–2. Serial Port 1 Mode 4, Single Master and Single Slave configuration (n = 1)	254
Figure 19–3. Serial Port 1 Mode 4, Single Master and Multiple Slaves configuration (n = 1)	254
Figure 19–4. Serial Port 1 Mode 4 transmission waveform (n =1)	255
Figure 19–5. 8-bit Timer Mode Configuration for S1BRG (S1TME=1)	256
Figure 19–6. 16-bit Timer Mode Configuration for S1BRG (S1TME=1)	256
Figure 19–7. S1BRG Clock Output (S1BRG in 8-bit Timer Mode)	257
Figure 19–8. S1BRG Clock Output (S1BRG for UART Mode)	257
Figure 19–9. Additional Baud Rate Source for the UART0	258
Figure 20–1. S2BRG configuration (S2TME=0)	262
Figure 20–2. 8-bit Timer Mode Configuration for S2BRG (S2TME=1)	264
Figure 20–3. 16-bit Timer Mode Configuration for S2BRG (S2TME=1)	265
Figure 20–4. S2BRG Clock Output (S2BRG in 8-bit Timer Mode)	265
Figure 20–5. S2BRG Clock Output (S2BRG for UART Mode)	266
Figure 21–1. S3BRG configuration (S3TME=0)	270
Figure 21–2. 8-bit Timer Mode Configuration for S3BRG (S3TME=1)	272
Figure 21–3. 16-bit Timer Mode Configuration for S3BRG (S3TME=1)	272
Figure 21–4. S3BRG Clock Output (S3BRG in 8-bit Timer Mode)	273
Figure 21–5. S3BRG Clock Output (S3BRG for UART Mode)	273
Figure 22–1. SPI Block Diagram	277
Figure 22–2. SPI single master & single slave configuration	278
Figure 22–3. SPI dual device configuration, where either can be a master or a slave	278
Figure 22–4. SPI single master multiple slaves configuration	278
Figure 22–5. SPI Slave Transfer Format with CPHA=0	281
Figure 22–6. Slave Transfer Format with CPHA=1	281
Figure 22–7. SPI Master Transfer Format with CPHA=0	282
Figure 22–8. SPI Master Transfer Format with CPHA=1	282
Figure 22–9. SPI slave in Daisy-Chain configuration	283
Figure 22–10. QPI single master & single slave configuration	284
Figure 23–1. TWI/I2C Bus Interconnection	288
Figure 23–2. TWI/I2C Block Diagram	288

Figure 23–3. Multiple slave address recognition	
Figure 24–1. Serial Interface Detection structure	
Figure 25–1. Beeper Generator	
Figure 26–1. Keypad Interrupt (KBI) structure	
Figure 27–1. CRC structure	
Figure 27–2. BOREV structure	
Figure 28–1. Output signal Break & Modulator (OBMn) modulated signal	
Figure 28–2. Output signal Break & Modulator n (OBMn) structure (n = 0, 1)	
Figure 29–1. ADC Block Diagram	
Figure 29–2. ADC Interrupt	
Figure 29–3. ADC Conversion Timing	
Figure 29–4. ADC Window Detect	
Figure 30–1. Analog Comparator 0 Block Diagram	
Figure 30–2. Analog Comparator 1 Block Diagram	
Figure 30–3. Analog Comparator 2 Block Diagram	
Figure 31–1. IVR Diagram	
Figure 32–1. MGEQ1C064 Flash Memory Configuration	
Figure 32–2. ISP/IAP Page Erase Flow	
Figure 32–3. Demo Code for ISP/IAP Page Erase	
Figure 32–4. ISP/IAP byte Program Flow	
Figure 32–5. Demo Code for ISP/IAP byte Program	
Figure 32–6. ISP/IAP byte Read Flow	
Figure 32–7. Demo Code for ISP/IAP byte Read	
Figure 32–8. Sample Code for ISP	
Figure 36–1. Power Supplied Circuit	
Figure 36–2. Reset Circuit	
Figure 36–3. XTAL Oscillating Circuit	
Figure 36–4. ICP and OCD Interface Circuit	
Figure 36–5. Stand-alone programming via ICP32 (MLink)	
Figure 36–6. Stand-alone programming via ICP (8051 OCD ICE Adapter)	
Figure 36–7. System Diagram for the MLink ICE Function	
Figure 36–8. System Diagram for the ICE Function	
Figure 37–1. External Clock Drive Waveform	
Figure 37–2. Shift Register Mode Timing Waveform	
Figure 37–3. SPI Master Transfer Waveform with CPHA=0	
Figure 37–4. SPI Master Transfer Waveform with CPHA=1	
Figure 37–5. SPI Slave Transfer Waveform with CPHA=0	
Figure 37–6. SPI Slave Transfer Waveform with CPHA=1	
Figure 37–7. EMB Read Cycle (no address phase)	
Figure 37–8. EMB Write Cycle (no address phase)	

Figure 39-1. LQFP-48 (7mm X 7m	nm) Package Dimension	398
--------------------------------	------------------------	-----

List of Tables

Table 3–1. SFR Map (Page 0~F)	24
Table 3–2. SFR Bit Assignment (Page 0~F)	26
Table 3–3. Auxiliary SFR Map (Page P)	
Table 3–4. Auxiliary SFR Bit Assignment (Page P)	31
Table 4–1. Pin Description	
Table 8–1. DMA Data Path Selection	59
Table 14–1. Number of I/O Pins Available	93
Table 14–2. Port 3 Configuration Settings	97
Table 14–3. General Port Configuration Settings	97
Table 15–1. Interrupt Sources	
Table 15–2. Interrupt Source Flag	
Table 15–3. Interrupt Enable	
Table 15–4. Interrupt Priority	
Table 17–1. PCA Module Modes	
Table 18–1. Serial Port 0 Mode Selection	215
Table 18–2. SMOD2 application criteria in Mode 2	225
Table 18–3. S0 Mode 2 Baud Rates @ F _{syscLk} =11.0592MHz	
Table 18–4. S0 Mode 2 Baud Rates @ F _{syscLk} =12.00MHz	
Table 18–5. SMOD2 application criteria in Mode 1 & 3 using Timer 1	226
Table 18–6. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz	
Table 18–7. Timer 1 Generated High Baud Rates @ F _{syscLк} =11.0592MHz	226
Table 18–8. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz	
Table 18–9. Timer 1 Generated High Baud Rates @ F _{syscLk} =22.1184MHz	227
Table 18–10. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz	227
Table 18–11. Timer 1 Generated High Baud Rates @ FsyscLk=12.0MHz	228
Table 18–12. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz	228
Table 18–13. Timer 1 Generated High Baud Rates @ FsyscLk=24.0MHz	228
Table 18–14. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz	228
Table 18–15 Timer 1 Generated High Baud Rates @ Fsysc∟κ=29.4912MHz	229
Table 18–16. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz	229
Table 18–17. Timer 1 Generated High Baud Rates @ FsyscLk=44.2368MHz	229
Table 18–18. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=32MHz	230
Table 18–19. Timer 1 Generated High Baud Rates @ FsyscLk=32MHz	230
Table 18–20. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz	230
Table 18–21. Timer 1 Generated High Baud Rates @ Fsysc∟κ=48.0MHz	231
Table 18–22. SMOD2 application criteria in Mode 1 & 3 using Timer 2	232
Table 18–23. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz	232
Table 18–24. Timer 2 Generated High Baud Rates @ Fsysc∟κ=11.0592MHz	232
Table 18–25. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz	233

Table 18–26. Timer 2 Generated High Baud Rates @ Fsysclk=22.1184MHz	233
Table 18–27. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz	233
Table 18–28. Timer 2 Generated High Baud Rates @ Fsysclk=12.0MHz	234
Table 18–29. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz	234
Table 18–30. Timer 2 Generated High Baud Rates @ Fsysclk=24.0MHz	234
Table 18–31. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MH z	234
Table 18–32. Timer 2 Generated High Baud Rates @ Fsysclk=29.4912MHz	235
Table 18–33. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz	235
Table 18–34. Timer 2 Generated High Baud Rates @ Fsysclk=44.2368MHz	235
Table 18–35. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=32MHz	236
Table 18–36. Timer 2 Generated High Baud Rates @ Fsysclk=32MHz	236
Table 18–37. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz	236
Table 18–38. Timer 2 Generated High Baud Rates @ Fsysclk=48.0MHz	237
Table 18–39. SMOD2 application criteria in Mode 1 & 3 using Split Timer 2	237
Table 18–40. SMOD2 application criteria in Mode 1 & 3 using S0BRG	237
Table 18–41. SPI mode mapping with Serial Port Mode 4 configuration	239
Table 19–1. S1 Mode 2 Baud Rates @ FsyscLk=11.0592MHz	249
Table 19–2. S1 Mode 2 Baud Rates @ Fsysclk=12.00MHz	249
Table 19–3. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz	250
Table 19–4. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz	250
Table 19–5. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz	251
Table 19–6. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz	251
Table 19–7. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz	251
Table 19–8. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz	252
Table 19–9. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=32.0MHz	252
Table 19–10. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz	253
Table 19–11. Serial Port 1 Mode Selection	254
Table 19–12. SPI mode mapping with Serial Port Mode 4 configuration	255
Table 19–13. S1BRG Generated Commonly Used Baud Rates for S0 @ F _{SYSCLK} =11.0592MHz	258
Table 20–1. S2 Mode 2 Baud Rates @ Fsysclk=11.0592MHz	263
Table 20–2. S2 Mode 2 Baud Rates @ Fsysclk=12.00MHz	263
Table 21–1. S3 Mode 2 Baud Rates @ FsyscLk=11.0592MHz	271
Table 21–2. S3 Mode 2 Baud Rates @ FsyscLk=12.00MHz	271
Table 22–1. SPI Master and Slave Selection	279
Table 22–2. SPI Serial Clock Rates	280
Table 22–3. SPI mode definition	281
Table 23–1. TWI0/I2C0 Serial Clock Rates	299
Table 23–2. TWI1/I2C1 Serial Clock Rates	303
Table 30–1. NVRL = 0, select high range	340
Table 30–2. NVRL = 1, select low range	340

Table 36–1. Reference Capacitance of C1 & C2 for crystal oscillating circuit	378
Table 38–1. Instruction Set	395

1. General Description

The **MGEQ1C064** is AEC-Q100 Grade 2 qualified, which can be operating within -40°C to 105°C operating temperature, 2.4V ~ 5.5V operating voltage and LIN interface for robust communication. It is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that executes instructions in 1~7 clock cycles (about 6~7 times the rate of a standard 8051 device), and has an 8051 compatible instruction set. Therefore at the same performance as the standard 8051, the **MGEQ1C064** can operate at a much lower speed and thereby greatly reduce the power consumption.

The MGEQ1C064 has 64K bytes of embedded Flash memory for code and data. The Flash memory can be programmed either in serial writer mode (via ICP, In-Circuit Programming) or in In-System Programming mode. And, it also provides the In-Application Programming (IAP) capability. ICP and ISP allow the user to download new code without removing the microcontroller from the actual end product; IAP means that the device can write non-volatile data in the Flash memory while the application program is running. There needs no external high voltage for programming due to its built-in charge-pumping circuitry.


The MGEQ1C064 retains all features of the standard 80C52 with 256 bytes of scratch-pad RAM, 4 external interrupts with High/Low trigger option, a multi-source 4-level interrupt controller, and five timer/counters. In addition, the MGEQ1C064 has 48 I/O port pins, one XRAM of 3840 bytes, 1.0M sps 12-bit ADC, five 16-bit timer, one 8-channel PCA with dead-time controlled PWM, one 8-bit SPI, three TWI/I2C (TWI0/I2C0, TWI1/I2C1 and STWI/ SI2C), keypad interrupt, three Analog Comparators, Watchdog Timer, Real-Time-Clock module, two Brown-out Detectors, an ECKI external clock input (P6.0), an on-chip crystal oscillator(shared with P6.0 and P6.1), an internal high precision oscillator (ILRCO) and four serial ports (UART0 ~ 3) which UART0 has enhanced serial function that facilitates multiprocessor communication, LIN bus mode and a speed improvement mechanism (X2/X4 mode). Support 3 different DMA transfer types, M2P (XRAM to Peripheral), P2M (Peripheral to XRAM) and P2P (Peripheral to Peripheral) to enhance transfer performance and reduce CPU loading.

The MGEQ1C064 has multiple operating modes to reduce the power consumption: idle mode, power down mode, slow mode, sub-clock mode, RTC mode, watch mode and monitor mode. In the Idle mode the CPU is frozen while the peripherals and the interrupt system are still operating. In the Power-Down mode the RAM and SFRs' value are saved and all other functions are inoperative; most importantly, in the Power-down mode the device can be waked up by many interrupt or reset sources. In slow mode, the user can further reduce the power consumption by using the 8-bit system clock pre-scaler to slow down the operating speed. Or select sub-clock mode which clock source is derived from internal low speed oscillator (ILRCO) for CPU to perform an ultra-low speed operation. The RTC module supports Real-Time-Clock function in all operating modes. In watch mode, it keeps WDT running in power-down or idle mode and resumes CPU as an auto-wakeup timer when WDT overflows. Monitor mode provides the Brown-Out detection in power down mode and resumes the specific detection level.

Additionally, the **MGEQ1C064** is equipped with the Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting. The user has no need to prepare any development board during firmware developing or the socket adapter used in the traditional ICE probe head. All the thing the user needs to do is to prepare a connector for the dedicated OCD interface. This powerful feature makes the developing very easy for any user.

2. Block Diagram

Figure 2–1. MGEQ1C064 Block Diagram



3. Special Function Register

3.1. SFR Map (Page 0~F) Table 3–1. SFR Map (Page 0~F)

	5-1.51	R Map (P 0/8	age 0~r) 1/9	2/A	3/B	4/C	5/D	6/E	7/F
	0	P5	CH	CCAPOH	CCAP1H	CCAP2H	CCAP3H	CCAP4H	CCAP5H
	0	P5 P6	CH	CCAP0H CCAP6H	CCAPTH CCAP7H	CCAP2H	CCAP3H	CCAP4H	CCAPSH
F8	2	P0 P7		CCAPON	CCAFIN				
	∠ 3~F	F7 							
				PCAPW					
	0			MO	PCAPWM1				
F0		В	PAOE	PCAPW		PCAPWM2	PCAPWM3	PCAPWM4	PCAPWM5
	1	D	TROL	M6	PCAPWM7				
	2~F								
	0			CCAP0L	CCAP1L				
E8	1	P4	CL	CCAP6L	CCAP7L	CCAP2L	CCAP3L	CCAP4L	CCAP5L
	2~F		_						
E0	0~F	ACC	WDTCR	IFD	IFADRH	IFADRL	IFMT	SCMD	ISPCR
	0			CCAPM0	CCAPM1				
D8	1	CCON	CMOD	CCAPM6	CCAPM7	CCAPM2	CCAPM3	CCAPM4	CCAPM5
	2~F	00011	0111012			00/11/11/2		00/	00/11/110
	0		SIADR	SIDAT	SISTA	SICON			
	1		SI1ADR	SI1DAT	SI1STA	SI1CON		'	
D0	2	PSW	SIA2	SIA2M			KBPATN	KBCON	KBMASK
	3		SI1A2	SI1A2M					
	4~F							'	
	0	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
	1	T3CON	T3MOD	RCAP3L	RCAP3H	TL3	TH3		
	2	T4CON	T4MOD	RCAP4L	RCAP4H	TL4	TH4	<u> </u>	
C8	3	T5CON		TLR5	THR5	TL5	TH5	CLRL	CHRL
	4	T6CON		TLR6	THR6	TL6	TH6		
	5~F								
	0		XICFG		ADCFG0				
	1		XICFG1		ADCFG1	ĺ			
	2	F	XICFG2		ADCFG2	ł			
	3		/		ADCFG3	{			
	4				ADCFG4	ł			
	5				ADCFG5	ADCON0	ADCDL	ADCDH	
C0	6	XICON			ADCFG6				CKCON0
	В				ADCFG11				
	C				ADCFG12	Į			
	D				ADCFG13				
	Е				ADCFG14				
	F								
	0					PWMCR		'	
	1					PDTCRA			
	2					BM0CR		'	
	3					BM0SE		'	
	4					BM0LCR			
B8	5	IPOL	SADEN/ S0CR1			BM0HCR	CRC0DA	RTCCR	CKCON1
	6		JUCKI			BM1CR	ļ	'	
	7	1				BM1SE	ļ	'	
	8					BM1LCR	ļ	'	
	9					BM1HCR	ļ		
	A~F						ļ	'	
	0				P4M0		P5M0		<u> </u>
	1						P6M0	'	
B0		P3	P3M0	P3M1		PDRVC0	P7M0	RTCTM	IP0H
	2 P3 P3M0					PDRVC1	EMBTC		
A8	3 4~F 0~F	IE	SADDR			 SFRPI	 EIE1	EIP1L	EIP1H

	0 1 2 3					AUXR3 AUXR4 AUXR5 AUXR6			
A0	4 5 6 7 8	P2	AUXR0	AUXR1	AUXR2	AUXR7 AUXR8 AUXR9 AUXR10 AUXR11	EIE2	EIP2L	EIP2H
	9 A B C~F					AUXR12 AUXR13 AUXR14			
	0	S0CON	SOBUF	SOBRT	S0BRC	S0CFG	S0CFG1	AC0CON	AC0MOD
98	1 2	S1CON	S1BUF	S1BRT	S1BRC	S1CFG		AC1CON AC2CON	AC1MOD AC2MOD
90	3	S2CON	S2BUF	S2BRT	S2BRC	S2CFG			
	4	S3CON	S3BUF	S3BRT					
	5~F								
90	0 1 2 3 4 5 6 7 8 9 A 8 9 A B C D E	P1	P1M0	P1M1 P2M1 P4M1 P6M1 P5M1 P7M1 P3FDC P1FDC P2FDC P4FDC P0FDC P6FDC P5FDC P7FDC	P0M0 T2MOD1 T3MOD1 	DMACR0 DMACG0 DMADS0	P2M0 TREN0 TRLC0 TSPC0 	BOREV	PCON1
88	F 0~F	TCON	TMOD	TL0	TL1	TH0	TH1	SFIE	XRPS
80	0~F	P0	SP	DPL	DPH	SPSTAT	SPCON	SPDAT	PCON0
		0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F

*: User needs to set SFRPI as SFRPI=0x00 ~ 0x0F for SFR page access. (MCU will not keep SFRPI value in interrupt. User need to keep SFRPI value in software flow.)

SFRPI: SFR Page Index Register

SFR Page	= 0~F														
SFR Address	s = 0xAC		RESET = xxxx-0000												
7	6	5	4	3	2	1	0								
				IDX3	IDX2	IDX1	IDX0								
W	W	W	W	R/W	R/W	R/W	R/W								

Bit 7~4: Reserved. Software must write "0" on these bits when SFRPI is written.

Bit 3~0: SFR Page Index.

IDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
1111	Page F

3.2. SFR Bit Assignment (Page 0~F) Table 3–2. SFR Bit Assignment (Page 0~F)

				/		BIT	ADDRESS		ID SYMBOL				
SYMBOL	DESCRIPTION		(HEX)	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	RESET VALUE	
P0	Port 0	80	0~F	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111	
SP	Stack Pointer	81	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000111	
DPL	Data Pointer Low	82	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
DPH	Data Pointer High	83	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
SPSTAT	SPI Status Register	84	0~F	SPIF	WCOL	THRF	SPIBSY	MODF		QPIEN	SPR2/ QDOE	00000000	
SPCON	SPI Control Register	85	0~F	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	00000100	
	SPI Data Register	86	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
PCON0	Power Control 0	87	0~F	SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	00010000	
TCON	Timer Control	88	0~F	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000	
TMOD TL0	Timer Mode	89 8A	0~F 0~F	T1GATE .7	T1C/T .6	T1M1	T1M0 .4	TOGATE .3	T0C/T .2	T0M1 .1	T0M0	000000000000000000000000000000000000000	
TL0	Timer Low 0 Timer Low 1	8B	0~F	.7	.6	.5 .5	.4	.3	.2	.1	.0 .0	00000000	
THO	Timer High 0	8C	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
TH1	Timer High 1	8D	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
SFIE	System Flag INT En.	8E	0~F	SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE	01100000	
	XRAM Page Select	8F	0~F					.3	.2	.1	.0	xxxx0000	
P1	Port 1	90	0~F	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111	
P1M0	P1 Mode Register 0	91	0~F	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0	00000000	
P1M1	P1 Mode Register 1	92	0	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1		11111111	
P2M1	P2 Mode Register 1	92	1	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1		11111111	
P4M1	P4 Mode Register 1	92	2	P4M1.7	P4M1.6	P4M1.5	P4M1.4	P4M1.3	P4M1.2	P4M1.1		11111111	
	P6 Mode Register 1	92	3	P6M1.7	P6M1.6	P6M1.5	P6M1.4	P6M1.3	P6M1.2	P6M1.1		11111111	
	P0 Mode Register 1	92	4	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1		11111111	
P5M1	P5 Mode Register 1	92	5	P5M1.7	P5M1.6	P5M1.5	P5M1.4	P5M1.3	P5M1.2	P5M1.1		11111111	
	P7 Mode Register 1	92	6						P7M1.2	P7M1.1	-	11111111	
P3FDC P1FDC	P3 Fast Drv. Ctrl. P1 Fast Drv. Ctrl.	92 92	7				P3FDC.4 P1FDC.4					000000000000000000000000000000000000000	
	P2 Fast Drv. Ctrl.	92	9				P1FDC.4					000000000000000000000000000000000000000	
	P4 Fast Drv. Ctrl.	92	A				P4FDC.4					00000000	
POFDC	P0 Fast Drv. Ctrl.	92	В	P0FDC.7			P0FDC.4					00000000	
	P6 Fast Drv. Ctrl.	92	C				P6FDC.4					00000000	
	P5 Fast Drv. Ctrl.	92	D	P5FDC.7	P5FDC.6				P5FDC.2	P5FDC.1	P5FDC.0	00000000	
P7FDC	P7 Fast Drv. Ctrl.	92	Е						P7FDC.2	P7FDC.1		00000000	
P0M0	P0 Mode Register 0	93	0	P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0	00000000	
T2MOD1	Timer2 mode 1 Reg.	93	1	TL2CS	TF2IG	TL2IS	T2CKS	T2MS1	CP2S2	CP2S1		00000000	
T3MOD1	Timer3 mode 1 Reg.	93	2	TL3CS	TF3IG	TL3IS	T3CKS	T3MS1	CP3S2	CP3S1		00000000	
T4MOD1	Timer4 mode 1 Reg.	93	3	TL4CS	TF4IG	TL4IS	T4CKS	T4MS1	CP4S2	CP4S1		00000000	
	DMA Control Reg. 0	94	0~7					DMAE0	DMAS0	DIE0	DCF0	00000000	
DMACG0 DMADS0	DMA Configured Reg. 0 DMA Data path Selection	94 94	8 9	PDMAH DSS30	PDMAL DSS20	CRCW0 DSS10	0 DSS00	EXTS10 DDS30	EXTS00 DDS20	0 DDS10		00000000	
	0	-	-										
P2M0 TREN0	P2 Mode Register 0 Timer Run Enable	95 95	0	P2M0.7 TR4LE	P2M0.6 TR3LE	P2M0.5 TR2LE	P2M0.4 TR4E	P2M0.3 TR3E	P2M0.2 TR2E	P2M0.1 TR1E	P2M0.0 TR0E	00000000	
	Register 0 Timer Reload Control												
TRLC0	Register 0 Timer Stop Control	95	2	TL4RLC	TL3RLC	TL2RLC	T4RLC	T3RLC	T2RLC	T1RLC		00000000	
	Register 0	95	3	TL4SC	TL3SC	TL2SC	T4SC	T3SC	T2SC	T1SC		00000000	
	Bit Order Reversed Power Control 1	96 97	0~F	.7	.6	.5 MCDF	.4	.3 SPWF	.2 BOF1	.1 BOF0	.0 WDTF	00000000	
SOCON	Serial 0 Control	97 98	0~F 0	SWRF SM00	EXRF SM10	SM20	RTCF REN0	TB80	RB80	TIO	RIO	00000000 <i>00000000</i>	
S1CON	Serial 1 Control	98	1~2	/FE SM01	SM11	SM21	REN1	TB81	RB81	TI1	RI1	00000000	
	Serial 2 Control	98 98	3	SM01 SM02	SM11 SM12	SM21 SM22	REN1 REN2	TB81 TB82	RB81 RB82	TI2	RI1 RI2	00000000	
S2CON S3CON	Serial 3 Control	98	3 4	SM02 SM03	SM12 SM13	SM22 SM23	REN2 REN3	TB82	RB82 RB83	TI2	RI2 RI3	00000000	
SOBUF	Serial 0 Buffer	99	0	.7	.6	.5	.4	.3	.2	.1	.0	XXXXXXXX	
S1BUF	Serial 1 Buffer	99	1~2	.7	.6	.5	.4	.3	.2	.1	.0	XXXXXXXXX	
S2BUF	Serial 2 Buffer	99	3	.7	.6	.5	.4	.3	.2	.1	.0	XXXXXXXX	
S3BUF	Serial 3 Buffer	99	4	.7	.6	.5	.4	.3	.2	.1	.0	XXXXXXXX	
S0BRT	S0 Baud-Rate Timer	9A	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
	S1 Baud-Rate Timer	9A	1~2	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
S2BRT	S2 Baud-Rate Timer	9A	3	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
S3BRT	S3 Baud-Rate Timer	9A	4	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
	S0 Baud-Rate Counter	9B	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
	S1 Baud-Rate Counter	9B	1~2	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
S2BRC	S2 Baud-Rate Counter	9B	3	.7	.6	.5	.4	.3	.2	.1	.0	00000000	
S3BRC S0CFG	S3 Baud-Rate Counter S0 Configuration	9B 9C	4	.7 URTS	.6	.5 URM0X3	.4 SM30	.3 S0DOR	.2 BTI	.1 UTIE	.0 SMOD3	000000000000000000000000000000000000000	
	So Comgulation	90	U	UKIS	SIVIODZ		31030	SUDUR	DII	OTIE		00001000	

		ADDR	DACE			BIT	ADDRESS		IBOI			RESET
SYMBOL	DESCRIPTION		(HEX)	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
S1CFG	S1 Configuration	9C	1~2	SM31	S1M0X3	S1DOR	S1TR	S1MOD1	S1TX12	S1CKOE	S1TME	00100000
S2CFG	S2 Configuration	9C	3	SM32	S2M0X3	S2DOR	S2TR	S2MOD1	S2TX12	S2CKOE	S2TME	00100000
S3CFG	S3 Configuration	9C	4	SM33	S3M0X3	S3DOR	S3TR	S3MOD1	S3TX12	S3CKOE	S3TME	00100000
S0CFG1	S0 Configuration 1 (LINCFG)	9D	0	SBF0	TXER0	S0SB16	ATBR0	TXRX0	SYNC0			000000xx
AC0CON	AC0 Control Reg.	9E	0	AC0LP		AC0OUT	AC0F	AC0EN	ACOINV	AC0M1	AC0M0	00x00000
	AC1 Control Reg.	9E	1	AC1LP	AC1PDX		AC1F	AC1EN	AC1INV	AC1M1	AC1M0	00x00000
AC2CON	AC2 Control Reg.	9E	2	AC2LP		AC2OUT	AC2F	AC2EN	AC2INV	AC2M1	AC2M0	00x00000
	AC0 Mode Reg.	9F	0	NVRS3	NVRS2	NVRS1	NVRS0	NVRL	ACOFLT	AC0PIS1		0000000
	AC1 Mode Reg.	9F 9F	1				AC1NIS	NVRL1	AC1FLT			xxx000xx
P2	AC2 Mode Reg.	A0	2 0~F	 P2.7	 P2.6	 P2.5	AC2NIS P2.4	NVRL2 P2.3	AC2FLT P2.2	P2.1	 P2.0	xxx000xx 11111111
AUXR0	Auxiliary Register 0	AU A1	0~F	P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INT0H	00000000
AUXR1	Auxiliary Register 1	A2	0~F			CRCDS1	CRCDS0				DPS	00000000
AUXR2	Auxiliary Register 2	A3	0~F	STAF	STOF		COPLK	T1X12	T0X12	T1CKOE		00000000
	Auxiliary Register 3	A4	0	T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	T0XL	00000000
AUXR4	Auxiliary Register 4	A4	1	T2PS1	T2PS0	T1PS1	T1PS0	AC10E	AC1FLT1	AC0OE	AC0FLT1	00000000
AUXR5	Auxiliary Register 5	A4	2	C0IC4S0	C0IC2S0	C0PPS1	C0PPS0	C0PS1	C0PS0	ECIPS0		00000000
AUXR6	Auxiliary Register 6	A4	3	KBIHPS1		KBILPS1	KBILPS0	T3FCS	T2FCS	SnMIPS		00000000
AUXR7	Auxiliary Register 7	A4	4	POE5	POE4	C0CKOE	SPI0M0	BM1OE1	BM1OE0			11000000
AUXR8	Auxiliary Register 8	A4	5	POE7	POE6	C0PPS2			S1COPS	T3PS1	T3PS0	11000000
AUXR9	Auxiliary Register 9	A4	6	SIDPS1	SIDPS0	T1G1	T0G1	C0FDC1	C0FDC0	S1PS1	S1PS0	0000000
AUXR10	Aux. Register 10	A4	7	AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA	11000000
AUXR11 AUXR12	Aux. Register 11 Aux. Register 12	A4 A4	8 9	I2C1CF	PAA1	I2C1PS1 T0COBE	I2C1PS0 T0COAE		POEM0	C0M0	C0OFS	000000000000000000000000000000000000000
AUXR12 AUXR13	Aux. Register 12	A4 A4	A		S3PS0		S2PS0		T4FCS	T4PS1	T4PS0	000000000000000000000000000000000000000
AUXR13 AUXR14	Aux. Register 13	A4 A4	B	ADLPS1	ADLPS0			RWPS0	AC2HC0	AC2OE	AC2FLT1	00000000
EIE2	Extended INT Enable 2	A5	0~F	EAC2	ETWI1		ES3	ET4	ES2	EAC1	ET3	00000000
EIP2L	Ext. INT Priority 2 Low	A6	0~F	PAC2L	PTWI1L		PS3L	PT4L	PS2L	PAC1L	PT3L	000000000
EIP2H	Ext. INT Priority 2 High	A7	0~F	PAC2H	PTWI1H		PS3H	PT4H	PS2H	PAC1H	PT3H	00000000
IE	Interrupt Enable	A8	0~F	EA	EDMA	ET2	ES0	ET1	EX1	ET0	EX0	00000000
SADDR	Slave Address	A9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SFRPI	SFR Page Index	AC	0~F					IDX3	IDX2	IDX1	IDX0	xxx00000
EIE1	Extended INT Enable 1	AD	0~F	EAC0	ETWI0	EKB	ES1	ESF	EPCA	EADC	ESPI	0000000
EIP1L	Ext. INT Priority 1 Low	AE	0~F	PAC0L	PTWIOL	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL	00000000
EIP1H	Ext. INT Priority 1 High	AF	0~F	PACOH	PTWIOH	PKBH	PS1H	PSFH	PPCAH	PADCH	PSPIH	0000000
P3	Port 3	B0	0~F	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
P3M0 P3M1	P3 Mode Register 0 P3 Mode Register 1	B1 B2	0~F 0~F	P3M0.7 P3M1.7	P3M0.6 P3M1.6	P3M0.5 P3M1.5	P3M0.4 P3M1.4	P3M0.3 P3M1.3	P3M0.2 P3M1.2	P3M0.1 P3M1.1	P3M0.0 P3M1.0	000000000000000000000000000000000000000
P4M0	P4 Mode Register 0	B3	0~1	P4M0.7	P4M0.6	P4M0.5	P4M0.4	P4M0.3	P4M0.2	P4M0.1	P4M0.0	10110000
	Port Driving Control 0	B4	2	P3DC1	P3DC0	P2DC1	P2DC0	P1DC1	P1DC0	P0DC1	P0DC0	00000000
	Port Driving Control 1	B4	3	0	P7DC0	P6DC1	P6DC0	P5DC1	P5DC0	P4DC1	P4DC0	00000000
	P5 Mode Register 0	B5	0	P5M0.7	P5M0.6	P5M0.5	P5M0.4	P5M0.3	P5M0.2	P5M0.1		00000000
P6M0	P6 Mode Register 0	B5	1	P6M0.7		P6M0.5	P6M0.4			P6M0.1	P6M0.0	00000000
P7M0	P7 Mode Register 0	B5	2						P7M0.2	P7M0.1		00000000
EMBTC	EMB Timing Control	B5	3	1	0	0	0	RWSH	RWS2	RWS1	RWS0	1000000
RTCTM	RTC Timer Register	B6		RTCCS1				RTCCT3				01111111
IP0H	Interrupt Priority 0 High	B7	0~F	PX3H	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	00000000
IPOL	Interrupt Priority Low	B8	0~F	PX3L	PX2L	PT2L	PSL	PT1L	PX1L	PTOL	PXOL	00000000
SADEN S0CR1	Slave Address Mask	B9 B9		SADEN.7 SOTR	SADEN.6 S0TX12					SADEN.1		
PWMCR	S0 Control 1 PWM Control Reg.	BC	0~F 0	PCAE	EXDT	S0TCK PBKM	S0RCK PBKE1.1	S0CKOE PBKE1.0		 PBKE0.1	 PBKE0.0	00000000
	PWM Dead-Time Control		0									
PDTCRA BM0CR	RegA OBM0 Control Reg.	BC BC	1	DTPS1 BM0OUT	DTPS0 BM0SW	DT.5 BM0IE	DT.4 BM0POL	DT.3 M0FLT.1	DT.2 M0FLT.0	DT.1 BM0M.1	DT.0	00000000
BMOSE	OBM0 Switch Enable	BC	3			BM0E1.1		1	BM0E0.2			00000000
BMOLCR	Reg. OBM0 Low channel	BC	4	BMOLCP				BM0LS.3	BM0LS.2	BM0LS.1		
BM0HCR	Control Reg. OBM0 High channel	BC	5	BM0HCP				BM0HS.3	BM0HS.2	BM0HS.1	BM0HS.0	00000000
	Control Reg.		0				DMADOL					
BM1CR BM1SE	OBM1 Control Reg. OBM1 Switch Enable	BC BC	6 7	BM1OUT BM1E1.3		BM1IE BM1E1.1			M1FLT.0 BM1E0.2			01000000
BM1LCR	Reg. OBM1 Low channel	BC	, 8	BM1LCP						BM1LS.1	-	
	Control Reg. OBM1 High channel	BC	-							BM1HS.1		
BM1HCR CRC0DA	Control Reg. CRC0 Data Port	BD	9 0~F	BM1HCP .7		 .5	.4	.3	BM1HS.2	.1	BM1HS.0	00000000
RTCCR	RTC Control Reg.	BE	0~F	RTCE	RTCO	RTCRL5	RTCRL4			RTCRL1	-	00111111
						MCKSTA			OSCSTA		OOOOTA	
CKCON1 XICON	Clock Control 1	BF	0~F	XTOR	 EV2	1	0	3	2	USUSTAT	0	00000000
XICON	External INT Control	C0	0~F	INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2	00000000

												DECET
SYMBOL	DESCRIPTION		PAGE (HEX)		Bit-6	BIT AI Bit-5	DDRESS Bit-4	1	1	Bit-1	Bit-0	RESET
XICFG	Ext. INT. Configured	C1	0	INT1IS1	INT1IS0	INT0IS1	INT0IS0	Bit-3 X3FLT	Bit-2 X2FLT	X1FLT	X0FLT	00000000
XICFG1	Ext. INT. Configured 1	C1	1	INT1IS1	INT0IS2	INT2IS1	INT2IS0	X3FLT1	X2FLT	X1FLT1	-	000000000000000000000000000000000000000
	Ext. INT. Configured 2	C1	2					INT3IS2	INT3IS1	INT3IS0	INT2IS2	xxxx0000
	ADC Configuration 0	C3	0	ADCKS2	ADCKS1	ADCKS0	ADRJ	ACHS	SMPF	ADTM1	-	00000000
	ADC Configuration 1	C3	1	IGADCI	EADCWI		SIGN	AOS.3	AOS.2	AOS.1		00000000
	ADC Configuration 2	C3	2	SHT.7	SHT.6	SHT.5	SHT.4	SHT.3	SHT.2	SHT.1	SHT.0	00000000
	ADC Configuration 3	C3	3	ADPS1	ADPS0			ARES1	ARES0	ADES0		01000000
	ADC Configuration 4	C3	4		ADWM0	ADTM3	ADTM2			DBSD	DOSD	00000000
	ADC Configuration 5	C3	5	ASCE.7	ASCE.6	ASCE.5	ASCE.4	ASCE.3	ASCE.2	ASCE.1	ASCE.0	00000000
	ADC Configuration 6	C3	6	ASCE.15	ASCE.14	ASCE.13		ASCE.11	ASCE.10	ASCE.9	ASCE.8	00000000
	ADC Configuration 11	C3	В	WHB.3	WHB.2	WHB.1	WHB.0	1	1	1	1	11111111
	ADC Configuration 12	C3	С	WHB.11	WHB.10	WHB.9	WHB.8	WHB.7	WHB.6	WHB.5	WHB.4	11111111
	ADC Configuration 13	C3	D	WLB.3	WLB.2	WLB.1	WLB.0	0	0	0	0	00000000
	ADC Configuration 14	C3	Е	WLB.11	WLB.10	WLB.9	WLB.8	WLB.7	WLB.6	WLB.5		0000000
	ADC Control 0	C4	0~F	ADCEN	ADCWI	CHS3	ADCI	ADCS	CHS2	CHS1	CHS0	00000000
	ADC Data Low	C5	0~F	ADCV.3	ADCV.2	ADCV.1	ADCV.0					0000xxxx
	ADC Data High	C6	0~F	ADCV.11	ADCV.10		ADCV.8	ADCV.7	ADCV.6	ADCV.5		00000000
CKCON0	Clock Control 0	C7	0~F	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000
T2CON	Timer 2 Control Reg.	C8	0	TF2	EXF2	RCLK/ TF2L	TCLK/ TL2IE	EXEN2	TR2	C/T2	CP/RL2	00000000
T3CON	Timer 3 Control Reg.	C8	1	TF3	EXF3	TF3L	TL3IE	EXEN3	TR3	С/ТЗ	CP/RL3	00000000
T4CON	Timer 4 Control Reg.	C8	2	TF4	EXF4	TF4L	TL4IE	EXEN4	TR4	C/T4		00000000
T5CON	Timer 5 Control Reg.	C8	3	TF5	0	T5CKS1	T5CKS0	T5IE	TR5	T5GAT1	T5GAT0	00000000
T6CON	Timer 6 Control Reg.	C8	4	TF6	0	T6CKS1	T6CKS0	T6IE	TR6	T6GAT1	T6GAT0	00000000
T2MOD	Timer 2 mode Reg.	C9	0	T2SPL	TL2X12/ T2EIP	T2EXH	T2X12	TR2L	TR2LC	T2OE	T2MS0	00000000
T3MOD	Timer 3 mode Reg.	C9	1	T3SPL	TL3X12/ T3EIP	T3EXH	T3X12	TR3L	TR3LC	T3OE	T3MS0	00000000
T4MOD	Timer 4 mode Reg.	C9	2	T4SPL	TL4X12/ T4EIP	T4EXH	T4X12	TR4L	TR4LC	T4OE	T4MS0	00000000
RCAP2L	Timer2 Capture Low	CA	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP3L	Timer3 Capture Low	CA	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP4L	Timer4 Capture Low	CA	2	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TLR5	TL5 reload Reg.	CA	3	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TLR6	TL6 reload Reg.	CA	4	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP2H	Timer2 Capture High	CB	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP3H	Timer3 Capture High	CB	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
RCAP4H	Timer4 Capture High	CB	2	.7	.6	.5	.4	.3	.2	.1	.0	00000000
THR5 THR6	TH5 reload Reg. TH6 reload Reg.	CB CB	3	.7 .7	.6 .6	.5 .5	.4	.3 .3	.2 .2	.1	.0 .0	00000000
TL2	Timer Low 2	CC	4	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL3	Timer Low 3	CC	1	.7	.6	.5	.4	.3	.2	.1	.0	000000000000000000000000000000000000000
TL4	Timer Low 4	CC	2	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL5	Timer Low 5	CC	3	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TL6	Timer Low 6	CC	4	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH2	Timer High 2	CD	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
ТНЗ	Timer High 3	CD	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH4	Timer High 4	CD	2	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH5	Timer High 5	CD	3	.7	.6	.5	.4	.3	.2	.1	.0	00000000
TH6	Timer High 6	CD	4	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CLRL	CL Reload register	CE	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CHRL	CH Reload register	CF	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
PSW	Program Status Word	D0	0~F	CY	AC	F0	RS1	RS0	OV	F1	Р	00000000
	TWI0 Address Reg.	D1	0	.7	.6	.5	.4	.3	.2	.1	GC	00000000
	TWI1 Address Reg.	D1	1	.7	.6	.5	.4	.3	.2	.1	GC1	00000000
SIA2	TWI0 2 nd Addr Reg.	D1	2	.7	.6	.5	.4	.3	.2	.1	A2E	00000000
SI1A2	TWI1 2 nd Addr Reg.	D1	3	.7	.6	.5	.4	.3	.2	.1	A2E1	00000000
	TWI0 Data Reg.	D2	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SI1DAT	TWI1 Data Reg.	D2	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
SIA2M	SIA2 Mask Reg.	D2	2	SIA2M.7	SIA2M.6	SIA2M.5	SIA2M.4	SIA2M.3	SIA2M.2	SIA2M.1		11111111
	SI1A2 Mask Reg.	D2	3	SI1A2M.7	SI1A2M.6	SI1A2M.5	SI1A2M.4	SI1A2M.3	SI1A2M.2	SI1A2M.1		11111111
SISTA	TWI0 Status Reg.	D3	0	.7	.6	.5	.4	.3	.2	.1	.0	11111000
SI1STA SICON	TWI1 Status Reg. TWI0 Control Reg.	D3	1	.7 CR2	.6 ENSI	.5 STA	.4 STO	.3 SI	.2 AA	.1 CR1	.0 CR0	11111000 00000000
SILCON SI1CON	TWI1 Control Reg.	D4 D4	1	CR21	ENSI ENSI1	STA STA1	STO1	SI1	AA AA1	CR11	CR01	00000000
KBPATN	Keypad Pattern	D4 D5	0~F	KBPATN.7		KBPATN.5			KBPATN.2			111111111
							KBPATN.4	KBPATN.3	NDPAIN.2	KBPATN.1 PATN_	KBPATN.0	
	Keypad Control	D6	0~F	KBCS1	KBCS0	KBES				SEL	KBIF	00000000
	Keypad Int. Mask	D7	0~F	.7	.6	.5	4	.3	.2	KBMASK.	.0	00000000
CCON	PCA Control Reg.	D8	0~F	CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	00000000
CMOD	PCA Mode Reg.	D9	0~F	CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF	00000000

	ADDR PAGE BIT ADDRESS AND SYMBOL										RESET	
SYMBOL	DESCRIPTION		(HEX)	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE
CCAPM0	PCA Module0 Mode	DA	0	DTE0	ECOM0	CAPP0	CAPN0	MAT0	TOG0	PWM0	ECCF0	00000000
	PCA Module6 Mode	DA	1	BME6	ECOM6		CAPN6	MAT6	TOG6	PWM6	ECCF6	00x00000
	PCA Module1 Mode	DB	0		ECOM1	CAPP1	CAPN1	MAT1	TOG1	PWM1	ECCF1	x0000000
CCAPM7	PCA Module7 Mode	DB	1		ECOM7		CAPN7	MAT7	TOG7	PWM7	ECCF7	x0x00000
CCAPM2	PCA Module2 Mode	DC	0~F	DTE2	ECOM2	CAPP2	CAPN2	MAT2	TOG2	PWM2	ECCF2	00000000
	PCA Module3 Mode	DD	0~F		ECOM3	CAPP3	CAPN3	MAT3	TOG3	PWM3	ECCF3	x0000000
CCAPM4	PCA Module4 Mode	DE	0~F	DTE4	ECOM4	CAPP4	CAPN4	MAT4	TOG4	PWM4	ECCF4	00000000
CCAPM5	PCA Module5 Mode	DF	0~F		ECOM5	CAPP5	CAPN5	MAT5	TOG5	PWM5	ECCF5	x0000000
ACC	Accumulator	E0	0~F	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
WDTCR	WDT Control register	E1	0~F	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000
IFD	ISP Flash data	E2	0~F	.7	.6	.5	.4	.3	.2	.1	.0	11111111
IFADRH	ISP Flash Addr. High	E3	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
IFADRL	ISP Flash Addr. Low	E4	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
IFMT	ISP Mode Table	E5	0~F	MS.7				MS.3	MS.2	MS.1	MS.0	00000000
SCMD	ISP Serial Command	E6	0~F	.7	.6	.5	.4	.3	.2	.1	.0	XXXXXXX
ISPCR	ISP Control Register	E7	0~F	ISPEN	SWBS	SRST	CFAIL					00000xxx
P4	Port 4	E8	0~F	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	11111111
CL	PCA base timer Low	E9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module0 capture Low	EA	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module6 capture Low	EA	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module1 capture Low	EB	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module7 capture Low	EB	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP2L	PCA module2 capture Low	EC	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module3 capture Low	ED	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	PCA module4 capture Low	EE	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP5L	PCA module5 capture Low	EF	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
В	B Register	F0	0~F	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000
PAOE	PWM Additional Output Enable	F1	0~F	POE3	POE2B	POE2A	POE2	POE1	POE0B	POE0A	POE0	10011001
PCAPWM0	PCA PWM0 Mode	F2	0	P0RS1	P0RS0				P0INV	ECAP0H	ECAP0L	00xxx000
PCAPWM6	PCA PWM6 Mode	F2	1	P6RS1	P6RS0			CCF6	P6INV	ECAP6H		00xx0000
PCAPWM1	PCA PWM1 Mode	F3	0	P1RS1	P1RS0				P1INV	ECAP1H	ECAP1L	00xxx000
PCAPWM7	PCA PWM7 Mode	F3	1	P7RS1	P7RS0			CCF7	P7INV	ECAP7H	ECAP7L	00xx0000
	PCA PWM2 Mode	F4	0~F	P2RS1	P2RS0				P2INV	ECAP2H	ECAP2L	00xxx000
	PCA PWM3 Mode	F5	0~F	P3RS1	P3RS0				P3INV	ECAP3H	ECAP3L	00xxx000
	PCA PWM4 Mode	F6	0~F	P4RS1	P4RS0				P4INV	ECAP4H	ECAP4L	00xxx000
	PCA PWM5 Mode	F7	0~F	P5RS1	P5RS0				P5INV	ECAP5H		00xxx000
P5	Port 5	F8	0	P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0	11111111
P6	Port 6	F8	1	P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111
P7	Port 7	F8	2						P7.2	P7.1	P7.0	11111111
СН	PCA base timer High	F9	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP0H	PCA Module0 capture High	FA	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP6H	PCA Module6 capture High	FA	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP1H	PCA Module1 capture High	FB	0	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP7H	PCA Module7 capture	FB	1	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP2H	PCA Module2 capture	FC	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
ССАРЗН	PCA Module3 capture	FD	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP4H	High PCA Module4 capture	FE	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
CCAP5H	High PCA Module5 capture	FF	0~F	.7	.6	.5	.4	.3	.2	.1	.0	00000000
	High											

3.3. Auxiliary SFR Map (Page P)

MGEQ1C064 has an auxiliary SFR page which is indexed by page P and the SFRs' write is a different way from standard 8051 SFR page. The registers in auxiliary SFR map are addressed by IFMT and SCMD like ISP/IAP access flow. Page P has 256 bytes space that can target to **11 physical bytes** and **6 logical bytes**. The 11 physical bytes include IAPLB, CKCON2, CKCON3, CKCON4, CKCON5, PCON2, PCON3, SPCON0, DCON0, RTCTM and RTCCR. The 6 logical bytes include PCON0, PCON1, CKCON0, WDTCR, P4 and P6. Access on the 6 logical bytes gets the coherence content with the same SFR in Page 0~F. Please refer Section "33 Page P SFR Access" for more detail information.

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8	P6							
F0								
E8	P4							
E0		WDTCR						
D8								
D0								
C8								
C0								CKCON0
B8								
B0								
A8								
A0								
98								
90								PCON1
88								
80								PCON0
78								
70								
68								
60								
58								
50				SPHB	RTCCR	RTCTM		
48	SPCON0				DCON0			
40	CKCON2	CKCON3	CKCON4	CKCON5	PCON2	PCON3		
38								
30								
28								
20								
18								
10								
08								
00				IAPLB				
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F

Table 3–3. Auxiliary SFR Map (Page P)

3.4. Auxiliary SFR Bit Assignment (Page P)

SYMBOL	DESCRIPTION	ADDR			BIT	ADDRES	S AND SY	MBOL			RESET	
STMBOL	DESCRIPTION	ADDR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	VALUE	
Physical Bytes												
IAPLB	IAP Low Boundary	03H	IAPLB6	IAPLB5	IAPLB4	IAPLB3	IAPLB2	IAPLB1	IAPLB0	0		
CKCON2	Clock Control 2	40H	XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0	01010000	
CKCON3	Clock Control 3	41H	WDTCS1	WDTCS 0	FWKP	WDTFS	MCKD1	MCKD0	MCDS1	MCDS0	00000010	
CKCON4	Clock Control 4	42H	RCSS2	RCSS1	RCSS0	RPSC2	RPSC1	RPSC0	RTCCS3	RTCCS2	00000000	
CKCON5	Clock Control 5	43H								CKMS0	0000000	
PCON2	Power Control 2	44H	AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BOORE	1	0000x1x1	
PCON3	Power Control 3	45H	IVREN			SPWRE					0000000	
SPCON0	SFR Page Control 0	48H		P6CTL	P4CTL	WRCTL	0	CKCTL0	PWCTL1	PWCTL0	00000000	
DCON0	Device Control 0	4CH	HSE	IAPO	HSE1			IORCTL	RSTIO	OCDE	10000011	
SPHB	SP High Boundary	53H	1	1	1	1	SPHB.3	SPHB.2	SPHB.1	SPHB.0	11111111	
RTCCR	RTC Control Reg.	54H	RTCE	RTCO	RTCRL5	RTCRL4	RTCRL3	RTCRL2	RTCRL1	RTCRL0	00111111	
RTCTM	RTC Timer Register	55H	RTCCS1	RTCCS0	RTCCT5	RTCCT4	RTCCT3	RTCCT2	RTCCT1	RTCCT0	01111111	
Logical E	Bytes											
PCON0	Power Control 0	87H	SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	00010000	
PCON1	Power Control 1	97H	SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF	00000000	
CKCON0	Clock Control 0	C7H	AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0	00010000	
WDTCR	Watch-dog-timer Control register	E1H	WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0	00000000	
P4	Port 4	E8H	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	11111111	
P6	Port 6	F8H	P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111	

Table 3–4. Auxiliary SFR Bit Assignment (Page P)

Sample Code of Page-P SFR write:


ISPCR = ISPEN; IFMT = MS2; IFADRH = 0x00; IFADRL = SPCON0; IFD |= CKCTL0; SCMD = 0x46; SCMD = 0xB9; IFMT = Flash_Standby; ISPCR &= ~ISPEN; //enable IAP/ISP
// Page-P write, IFMT =0x04

//Set Page-P SFR address // set CKCTL0 // // // IAP/ISP standby, IFMT =0x00

4. Pin Configurations

4.1. Package Instruction





4.2. Pin Description Table 4–1. Pin Description

MNEMONIC PIN NUMBER I/O DESCRIPTION				
	48-PinLQFP	TYPE		
P0.0	33	I/O	* Port 0.0.	
(AD0) (AC0OUT)			* AD0: multiplexed A0/D0 on EMB. * AC0OUT: Analog Comparator 0 output.	
(T3EX)			* T3EX: Timer/Counter 3 external control input.	
P0.1	34	I/O	* Port 0.1.	
(AD1)	•••		* AD1: multiplexed A1/D1 on EMB.	
(ACONI)			* AC0NI: Analog Comparator 0 negative input.	
P0.2	35	I/O	* Port 0.2.	
(AD2)			* AD2: multiplexed A2/D2 on EMB.	
(AC0PI0)			* AC0PI0: Analog Comparator 0 positive input channel 0.	
P0.3 (AD3)	36	I/O	* Port 0.3. * AD3: multiplexed A3/D3 on EMB.	
(AC0PI1)			* AC0PI1: Analog Comparator 0 positive input channel 1.	
P0.4	37	I/O	* Port 0.4.	
(AD4)	01	., 0	* AD4: multiplexed A4/D4 on EMB.	
(AC0PI2)			* AC0PI2: Analog Comparator 0 positive input channel 2.	
P0.5	38	I/O	* Port 0.5.	
(AD5)			* AD5: multiplexed A5/D5 on EMB.	
(AC0PI3)		1/0	* AC0PI3: Analog Comparator 0 positive input channel 3.	
P0.6 (AD6)	39	I/O	* Port 0.6. * AD6: multiplexed A6/D6 on EMB.	
(AC1NI)			* AC1NI: Analog Comparator 1 negative input.	
P0.7	40	I/O	* Port 0.7.	
(AD7)			* AD7: multiplexed A7/D7 on EMB.	
(AC1PI)			* AC1PI: Analog Comparator 0 positive input.	
P1.0	45	I/O	* Port 1.0.	
(AIN0)			* AIN0: ADC channel-0 analog input.	
(KBI0)			* KBI0: keypad input 0.	
(T2) (T2CKO)			* T2: Timer/Counter 2 external clock input.	
P1.1	46	I/O	* T2CKO: Timer 2 programmable clock output. * Port 1.1.	
(AIN1)	40	1/0	* AIN1: ADC channel-1 analog input.	
(KBI1)			* KBI1: keypad input 1.	
(T2EX)			* T2EX: Timer/Counter 2 external control input.	
P1.2	47	I/O	* Port 1.2.	
(AIN2)			* AIN0: ADC channel-2 analog input.	
(KBI2)			* KBI2: keypad input 2.	
(RXD1) P1.3	48	I/O	* RXD1: UART1 serial input port. * Port 1.3.	
(AIN3)	40	1/0	* AIN3: ADC channel-3 analog input.	
(KBI3)			* KBI3: keypad input 3.	
(TXD1)			* TXD1: UART1 serial output port.	
P1.4	1	I/O	* Port 1.4.	
(AIN4)			* AIN4: ADC channel-4 analog input.	
(KBI4)			* KBI4: keypad input 4.	
(nSS)		1/0	* nSS: SPI slave select.	
P1.5 (AIN5)	2	I/O	* Port 1.5. * AIN5: ADC channel-5 analog input.	
(KBI5)			* KBI5: keypad input 5.	
(MOSI)			* MOSI: SPI master out & slave in, and data 0 I/O for QPI mode.	
P1.6	3	I/O	* Port 1.6.	
(AIN6)			* AIN6: ADC channel-6 analog input.	
(KBI6)			* KBI6: keypad input 6.	
(MISO)			* MISO: SPI master in & slave out, and data 1 I/O for QPI mode.	
P1.7	4	I/O	* Port 1.7.	
(AIN7) (KBI7)			* AIN7: ADC channel-7 analog input. * KBI7: keypad input 7.	
(SPICLK)			* SPICLK: SPI clock, output for master and input for slave.	
P2.0	5	I/O	* Port 2.0.	
(AIN8)			* AIN8: ADC channel-8 analog input.	
P2.1	6	I/O	* Port 2.1.	
(AIN9)			* AIN9: ADC channel-9 analog input.	
(ECI)			* ECI: PCA external clock input.	

MNEMONIC	PIN NUMBER	1/O	DESCRIPTION
D 0 0	48-PinLQFP	TYPE	
P2.2 (CEX0)	7	I/O	* Port 2.2. * CEX0: PCA0 module-0 external I/O.
P2.3 (CEX1)	8	I/O	* Port 2.3. * CEX1: PCA0 module-1 external I/O.
P2.4 (CEX2)	9	I/O	* Port 2.4. * CEX2: PCA0 module-2 external I/O.
P2.5	10	I/O	* Port 2.5.
(CEX3) P2.6	11	I/O	* CEX3: PCA0 module-3 external I/O. * Port 2.6.
(CEX4) P2.7	12	I/O	* CEX4: PCA0 module-4 external I/O. * Port 2.7.
(CEX5) P3.0	13	I/O	* CEX5: PCA0 module-5 external I/O. * Port 3.0.
(RXD0) P3.1	14	I/O	* RXD0: UART0 serial input port. * Port 3.1.
(TXD0)			* TXD0: UART0 serial output port.
P3.2 (nINT0) (RXD2)	15	I/O	 * Port 3.2. * nINT0: external interrupt 0 input. * RXD2: UART2 serial input port.
P3.3 (nINT1)	16	I/O	* Port 3.3. * nINT1: external interrupt 1 input.
(TXD2)	47		* TXD2: UART2 serial output port.
P3.4 (T0) (T0CKO) (T5)	17	I/O	 * Port 3.4. * T0: Timer/Counter 0 external input. * T0CKO: Timer 0 programmable clock output. * T5: Timer/Counter 5 external clock input.
P3.5 (T1) (T1CKO) (T6)	18	I/O	 * Port 3.5. * T1: Timer/Counter 1 external input. * T1CKO: Timer 1 programmable clock output. * T6: Timer/Counter 6 external clock input.
P3.6 (nWR) (RXD3) (PWM0A)	19	I/O	 * Port 3.6. * nWR: Write strobe signal for EMB. * RXD3: UART3 serial input port. * PWM0A: PCA PWM0 output sub-channel A.
P3.7 (nRD) (TXD3) (PWM0B)	20	I/O	 * Port 3.7. * nRD: Read strobe signal for EMB. * TXD3: UART3 serial output port. * PWM0B: PCA PWM0 output sub-channel B.
P4.0 (TWI0_SCL) (PWM2A) (T0COA)	21	I/O	 * Port 4.0. * TWI0_SCL: serial clock of TWI0/I2C0. * PWM2A: PCA PWM2 output sub-channel A. * T0COA: T0CKO output sub-channel A.
P4.1 (TWI0_SDA) (PWM2B)	22	I/O	* Port 4.1. * TWI0_SDA: serial data of TWI0/I2C0. * PWM2B: PCA PWM2 output sub-channel B.
P4.2 (nINT3) (TWI1_SCL) (BM0OUT)	23	I/O	 * Port 4.2. * nINT3: external interrupt 3 input. * TWI1_SCL: serial clock of TWI1/I2C1. * BM0OUT: OBM0 output.
P4.3 (nINT2) (TWI1_SDA) (BM1OUT) (T0COB)	24	I/O	 * Port 4.3. * nINT2: external interrupt 2 input. * TWI1_SDA: serial data of TWI1/I2C1. * BM1OUT: OBM1 output. * T0COB: T0CKO output sub-channel B.
P4.4 (OCD_SCL) (BEEP)	26	I/O	* Port 4.4. * OCD_SCL: OCD interface, serial clock. * BEEP: Beeper output.
P4.5 (OCD_SDA) (RTCKO)	27	I/O	 * Port 4.5. * OCD_SDA: OCD interface, serial data. * RTCKO: RTC programmable clock output.
P4.6 (T3) (T3CKO) (S1CKO)	28	I/O	 * Port 4.6. * T3: Timer/Counter 3 external clock input. * T3CKO: Timer 3 programmable clock output. * S1CKO: S1BRG programmable clock output.

MNEMONIC	PIN NUMBER	I/O TYPE	DESCRIPTION
DC 0	48-PinLQFP		t Dart 0.0
P6.0	32	I/O	* Port 6.0.
(XTAL2)			* XTAL2: Output of on-chip crystal oscillating circuit.
(ECKI)		0	* ECKI: In external clock input mode, this is clock input pin.
(ICKO)			* ICKO: Internal Clock (MCK) Output.
P6.1	31	I/O	* Port 6.1.
(XTAL1)			* XTAL1: Input of on-chip crystal oscillating circuit.
P6.2	30	I/O	* Port 6.2.
(AC2NI)			* AC2NI: Analog Comparator 2 negative input.
(PWM6)			* PWM6: PCA0 module-6 PWM6 output.
(S0MI)			* S0MI: Serial Port 0 SPI Master mode data Input.
P6.3	29	I/O	* Port 6.3.
(AC2PI)			* AC2PI: Analog Comparator 2 positive input.
(PWM7)			* PWM7: PCA0 module-7 PWM7 output.
(S1MI)			* S1MI: Serial Port 1 SPI Master mode data Input.
RST	25		* RST: External RESET input, high active.
(P4.7)		0	* Port 4.7.
(COCKO)			Note: When P4.7/RST use as port pin, it is not suggest to
(SOCKO)			program it as Input to avoid MCU is locked in reset in bootup
			period when level high send into this pin.
			* C0CKO: Programmable clock output of PCA base counter.
			* S0CKO: S0BRT programmable clock output.
VR0	42	I/O	* VR0. Voltage Reference 0. Connect 0.1uF and 4.7uF to VSS.
VDD	43	Р	Power supply input.
VREF+	44	Р	ADC VREF+ external input
VSS	41	G	Ground, 0 V reference.

4.3. Alternate Function Redirection

Many I/O pins, in addition to their normal I/O function, also serve the alternate function for internal peripherals. For the digital peripherals, all GPIOs serve the alternate function in the default state. However, the user may set the corresponding control bits in AXUR0~AUXR3 to serve their alternate function on the relocated ports.

AUXR0: Auxiliary Register 0

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH	
	7	6	5	4	3	2	1	0	
;	SFR Address = 0xA1 RESET = 0000-0000								
;	SFR Page	= 0~F							

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] index to non-P6.0 GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC[1:0]	P60 function	I/O mode
0 0	P60	By P6M0.0
0 1	MCK	By P6M0.0
10	MCK/2	By P6M0.0
11	MCK/4	By P6M0.0

Please refer Section "9 System Clock" to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set P6M0.0 to "1" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

AUXR1: Auxiliary Control Register 1

0 W	0 W	CRCDS1 R/W	CRCDS0 R/W	0 W	0 W	0 W	DPS R/W		
7	6	5	4	3	2	1	0		
SFR Address	= 0xA2		RESET = 0000-0000						
SFR Page	= 0~F	0							

AUXR2: Auxiliary Register 2

SFR Page	= 0~F
e	• •

SFR Address	s = 0xA3	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
STAF	STOF	0	C0PLK	T1X12	T0X12	T1CKOE	T0CKOE	
R/W	R/W	w	w	R/W	R/W	R/W	R/W	

AUXR3: Auxiliary Register 3

SFR Page	= 0 only
A - - - - - - - - 	

SFR Address	s = 0xA4	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	TOXL	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~6: TOPS1~0, Timer 0 Port pin Selection [1:0].

T0PS1~0	T0/T0CKO
0 0	P3.4
0 1	P4.4
10	P4.6
11	P1.7

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode
0 0	P4.4	By P4M0.4 & P4M1.4
0 1	ILRCO/32	By P4M0.4 & P4M1.4
10	ILRCO/16	By P4M0.4 & P4M1.4
11	ILRCO/8	By P4M0.4 & P4M1.4

For beeper on P4.4 function, it is recommended to configure P4.4 as push-push output mode.

Bit 3: S0PS0, Serial Port 0 pin Selection 0. (S0PS1 at AUXR10.3)

S0PS1~0	RXD0	TXD0
0 0	P3.0	P3.1
0 1	P4.4	P4.5
10	P3.1	P3.0
11	P7.0	P7.1

Bit 2~1: TWIPS1~0, TWI0/I2C0 Port pin Selection [1:0].

TWIPS1~0	TWI0_SCL	TWI0_SDA
0 0	P4.0	P4.1
0 1	P6.0 P6.1	
10	P3.1	P3.0
11	P2.5	P2.3

AUXR4: Auxiliary Register 4

SFR Page = 1 only SFR Address = 0xA4

SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
T2PS1	T2PS0	T1PS1	T1PS0	AC1OE	AC1FLT1	AC0OE	AC0FLT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: T2PS1~0, Timer 2 Port pin Selection [1:0].

T2PS1~0	T2/T2CKO	T2EX
0 0	P1.0	P1.1
0 1	P3.2	P3.3
1 0	P6.7	P5.7
11	P4.5	P4.4

Bit 5~4: <u>T1PS1~0</u>, <u>Timer 1 Port pin Selection [1:0]</u>.

T1PS1~0	T1/T1CKO	
0 0	P3.5	
0 1	P4.5	
10	P3.6	
11	P3.7	

Bit 3: AC1OE, AC1OUT output enable on port pin.

0: Disable AC1OUT output on port pin.

1: Enable AC1OUT output on P7.2. (Not support by 48 PIN package.)

Bit 1: AC0OE, AC0OUT output enable on port pin.

0: Disable AC0OUT output on port pin.

1: Enable AC0OUT output on P0.0.

AUXR5: Auxiliary Register 5

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
C0IC4S0	C0IC2S0	C0PPS1	C0PPS0	C0PS1	C0PS0	ECIPS0	C0COPS
7	6	5	4	3	2	1	0
SFR Address = 0xA4 RESET = 0000-0000							
SFR Page = 2 only							

Bit 7: COIC4S0, PCA0 Input Channel 4 input port pin Selection.

C0IC4S0	CEX4 input
0	CEX4 Port Pin
1	T2EXI

Bit 6: C0IC2S0, PCA0 Input Channel 2 input port pin Selection.

C1IC2S0	CEX2 input
0	CEX2 Port Pin
1	T3EXI

Bit 5: C0PPS1, {PWM2A, PWM2B} Port pin Selection 1.

C0PPS1	PWM2A	PWM2B
0	P4.0	P4.1
1	P3.4	P3.5

Bit 4: C0PPS0, {PWM0A, PWM0B} Port pin Selection 0.

 -		
C0PPS0	PWM0A	PWM0B
0	P3.6	P3.7
1	P6.0	P6.1

Bit 3: C0PS1, PCA0 Port pin Selection 1.

/			
C0PS1	CEX1	CEX3	CEX5
0	P2.3	P2.5	P2.7
1	P3.3	P3.4	P3.5

Bit 2: C0PS0, PCA0 Port pin Selection 0.

C0PS0	CEX0	CEX2	CEX4	
0 P2.2		P2.4	P2.6	
1 P4.0		P4.1	P3.2	

Bit 1: ECIPS0, PCA0 ECI Port pin Selection0.

ECIPS0	ECI		
0	P2.1		
1	P4.6		

Bit 0: C0COPS, PCA0 Clock Output (C0CKO) port pin Selection.

COCOPS	C0CKO		
0	P4.7		
1	P7.2		

AUXR6: Auxiliary Register 6

SFR Page	= 3 only						
SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	KBILPS1	KBILPS0	T3FCS	T2FCS	SnMIPS	S0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: KBIHPS1~0, KBI4~7 Port pin Selection [1:0].

/				
KBIHPS1~0	KBI7	KBI6	KBI5	KBI4
0 0	P1.7	P1.6	P1.5	P1.4
0 1	P0.7	P0.6	P0.5	P0.4
10	P2.7	P2.6	P2.5	P2.4
1 1	P6.3	P6.2	P6.1	P6.0

Bit 5~4: KBILPS1~0, KBI0~3 Port pin Selection 0.

· · · .								
	KBILPS1~0	KBI3	KBI2	KBI1	KBI0			
	0 0	P1.3	P1.2	P1.1	P1.0			
	0 1	P0.3	P0.2	P0.1	P0.0			
	10	P2.3	P2.2	P2.1	P2.0			
	11	P4.3	P4.2	P4.1	P4.0			

Bit 3: T3FCS, Reserved for chip test.

Bit 2: T2FCS, Reserved for chip test.

Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

SnMIPS	SOMI	S1MI	S2MI	S3MI		
0	P6.2	P6.3	P7.0	P7.1		
1	P5.7	P6.7	P6.6	P6.5		

Bit 0: S0COPS, S0BRG Clock Output (S0CKO) port pin Selection.

SOCOPS	SOCKO		
0	P4.7		
1	P4.4		

AUXR7: Auxiliary Register 7

SFR Page = 4 only

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POE5	POE4	C0CKOE	SPI0M0	BM1OE1	BM1OE0	BM0OE1	BM0OE0
7	6	5	4	3	2	1	0
SFR Address	= 0xA4				RESET =	1100-0000	

Bit 7: POE5, PCA0 PWM5 main channel (PWM5O) output control.

0: Disable PWM5O output on port pin.

1: Enable PWM5O output on port pin. Default is enabled.

Bit 6: POE4, PCA0 PWM4 main channel (PWM4O) output control.

0: Disable PWM4O output on port pin.

1: Enable PWM4O output on port pin. Default is enabled.

Bit 5: C0CKOE, PCA0 clock output (C0CKO) enable.

0: Disable PCA0 clock output.

1: Enable PCA0 clock output with PCA0 base timer overflow rate/2.

Bit 3~2: BM1OE1~0, BM1OUT output port pin selection.

BM1OE1~0	BM1OUT port Pin
0 0	Disable
0 1	P4.3
10	P3.1
11	P7.2

Bit 1~0: BM0OE1~0, BM0OUT output port pin selection.

BM0OE1~0	BM0OUT port Pin
0 0	Disable
0 1	P4.2
10	P3.0
11	P5.0

AUXR8: Auxiliary Register 8

SFR Page	= 5 only						
SFR Address	s = 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE7	POE6	C0PPS2	0	0	S1COPS	T3PS1	T3PS0
R/W	R/W	R/W	W	w	R/W	R/W	R/W

Bit 7: POE7, PCA0 PWM7 main channel (PWM7O) output control.

0: Disable PWM7O output on port pin.

1: Enable PWM7O output on port pin. Default is enabled.

Bit 6: POE6, PCA0 PWM6 main channel (PWM6O) output control.

0: Disable PWM6O output on port pin.

1: Enable PWM6O output on port pin. Default is enabled.

Bit 5: C0PPS2, {PWM6, PWM7} Port pin Selection 2.

C0PPS2	PWM6	PWM7
0	P6.2	P6.3
1	P6.0	P6.1

Bit 4~3: Reserved. Software must write "0" on these bits when AUXR8 is written.

Bit 2: S1COPS, S1BRG Clock Output (S1CKO) port pin Selection.

S1COPS	S1CKO
0	P4.6
1	P4.5

Bit 1~0: T3PS1~0, Timer 3 Port pin Selection [1:0].

T3PS1~0	T3/T3CKO	T3EX
0 0	P4.6	P0.0
0 1	P3.3	P3.2
1 0	P2.1	P2.0
11	P6.6	P6.5

AUXR9: Auxiliary Register 9

SFR Page = 6 only

SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
SIDPS1	SIDPS0	T1G1	T0G1	C0FDC1	C0FDC0	S1PS1	S1PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: SID/STWI Port pin Selection [1:0].

SIDPS1~0	STWI_SCL	STWI_SDA
0 0	nINT1	SOMI
0 1	TWI0_SCL	TWI0_SDA
10	TWI1_SCL	TWI1_SDA
11	T2EXI	T3EXI

··.								
	S1PS1~0	RXD1	TXD1					
	0 0	P1.2	P1.3					
	0 1	P7.1	P7.0					
	10	P2.0	P2.1					
	11	P3.4	P3.5					

Bit 1~0: <u>S1PS1~0</u>, Serial Port 1 pin Selection [1:0].

AUXR10: Auxiliary Register 10

SFR Page	= 7 only						
SFR Address = 0xA4 RESET = 1100-0000							
7	6	5	4	3	2	1	0
AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~4: SPIPS1~0, SPI Port pin Selection [1:0].

Pin Options	SPIPS1~0	nSS	MOSI (SPID0)	MISO (SPID1)	SPICLK	SPID2	SPID3
0	0 0	P1.4	P1.5	P1.6	P1.7	P5.3	P5.4
1	0 1	P4.3	P4.2	P4.1	P4.0	P3.6	P3.7
2	10	P4.0	P4.1	P4.2	P4.3	P6.5	P5.7
3	11	P4.3	P4.1	P4.2	P4.0	P6.5	P5.7

Bit 3: S0PS1, Serial Port 0 pin Selection 1. (Its function is illustrated at AUXR3.3, S0PS0)

Bit 1: TWICF, TWI0/I2C0 serial Clock input Filter.

0: Disable TWICF function.

1: Enable TWICF function.

Bit 0: PAA, Pre-Assert Acknowledge for TWI0/I2C0.

0: Disable PAA function.

1: Enable PAA function on DMA transfer with TWI0/I2C0 master RX and slave TX/RX.

AUXR11: Auxiliary Register 11

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
I2C1CF	PAA1	I2C1PS1	I2C1PS0		POEM0	COMO	COOFS
7	6	5	4	3	2	1	0
SFR Address	s = 0xA4				RESET =	0000-0000	
SFR Page	= 8 only						

Bit 5~4: I2C1PS1~0, TWI1/I2C1 Port pin in Selection [1:0].

I2C1PS1~0	TWI1_SCL	TWI1_SDA
0 0	P4.2	P4.3
0 1	P6.0	P6.1
10	P6.5	P6.6
11	P6.3	P6.2

AUXR12: Auxiliary Register 12

 R/W	 R/W	T0COBE R/W	T0COAE R/W	 R/W	 R/W	 R/W	 R/W	
7	6	5	4	3	2	1	0	
SFR Page SFR Address	= 9 only s = 0xA4							

Bit 5: T0CKOB(=T0OR) output enable.

0: Disable T0CKOB output.

1: Enable T0CKOB output on P4.3.

Bit 4: T0CKOA(=T0OR) output enable.

0: Disable T0CKOA output.

1: Enable T0CKOA output on P4.0.

AUXR13: Auxiliary Register 13

SFR Page	= Á only						
SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
0	S3PS0	0	S2PS0	0	T4FCS	T4PS1	T4PS0
W	R/W	W	R/W	w	R/W	R/W	R/W

Bit 6: S3PS0, Serial Port 3 pin Selection 0.

S3PS0	RXD3	TXD3
0	P3.6	P3.7
1	P6.5	P6.6

Bit 4: S2PS0, Serial Port 2 pin Selection 0.

-			
	S2PS0	RXD2	TXD2
	0	P3.2	P3.3
	1	P6.7	P5.7

Bit 2: T4FCS, Reserved for chip test.

Bit 1~0: T4PS1~0, Timer 4 Port pin Selection [1:0].

T4PS1~0	T4/T4CKO	T4EX
0 0	P7.0	P7.1
0 1	P3.7	P3.6
1 0	P7.2	P5.0
11	P3.6	P3.7

AUXR14: Auxiliary Register 14

SFR Page	= B only						
SFR Addres	s = 0xA4				RESET =	0000-0100	
7	6	5	4	3	2	1	0
ADLPS1	ADLPS0	0	0	RWPS0	AC2HC0	AC2OE	AC2FLT1
R/W	R/W	W	W	R/W	R/W	R/W	R/W

Bit 7~6: Port Selection of AD bus on EMB (off-chip MOVX cycle).

ADLPS1~0	AD[7:0]
0 0	P0.7~P0.0
0 1	P2.7~P2.0
1 0	P7.2~P7.0, P5.7, P6.7~P6.4
1 1	Reserved.

Bit 3: RWPS0, EMB nRD/nWR port selection.

RWPS0	nWR	nRD
0	P3.6	P3.7
1	P3.7	P3.6

Bit 1: AC2OE, AC2OUT output enable on port pin.

0: Disable AC2OUT output on port pin.

1: Enable AC2OUT output on P6.4.

XICFG: External Interrupt Configured Register

SFR Page SFR Address	= 0 only = 0xC1	
	•	_
	6	h

INT1IS

R/W

RESET = 0000-0000

	6	5	4	3	2	1	0	
S.1	INT1IS.0	INT0IS.1	INT0IS.0	X3FLT	X2FLT	X1FLT	X0FLT	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~6: INT1IS.1~0, nINT1 input port pin selection bits which function is defined with INT1IS.2 as following table.

INT1IS.2~0	Selected Port Pin of nINT1			
000	P3.3			
001	P3.1			
010	P3.5			
011	P4.1			
100	P4.5			
101	P1.5			
110	P3.7			
111	P0.7			

Bit 5~4: INTOIS.1~0, nINTO input port pin selection bits which function is defined with INTOIS.2 as following table.

INT0IS.2~0	Selected Port Pin of nINT0
000	P3.2
001	P3.0
010	P3.4
011	P4.0
100	P1.0
101	P1.4
110	P3.6
111	P0.5

XICFG1: External Interrupt Configured 1 Register

SFR Page	= 1 only						
SFR Addres	s = 0xC1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT1IS.2	INT0IS.2	INT2IS.1	INT2IS.0	X3FLT1	X2FLT1	X1FLT1	X0FLT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: INT1IS2, nINT1 input port pin selection bit which function is defined with INT1IS.1~0.

Bit 6: INT0IS2, nINT0 input port pin selection bit which function is defined with INT0IS.1~0.

Bit 5~4: INT2IS1~0, nINT2 input port pin selection bits which function is defined with INT2IS.2 as following table.

INT2IS.2~0	Selected Port Pin of nINT2		
000	P4.3		
001	P2.0		
010	P1.1		
011	P2.5		
100	P4.4		
101	P6.0		
110	P0.1		
111	P6.2		

XICFG2: External Interrupt Configured 2 Register

SFR Page SFR Address	= 2 only = 0xC1		-		RESET =	XXXX-0000	
7	6	5	4	3	2	1	0
				INT3IS.2	INT3IS.1	INT3IS.0	INT2IS.2
W	W	W	W	R/W	R/W	R/W	R/W

Bit 3~1: INT3IS.2~0, nINT3 input port pin selection bits which function is defined as following table.

INT3IS.2~0	Selected Port Pin of nINT3
000	P4.2
001	P2.1
010	P0.0
011	P1.6
100	P0.2
101	P6.1
110	P0.6
111	P6.3

Bit 0: INT2IS2, nINT2 input port pin selection bit which function is defined with INT2IS.1~0.

5. 8051 CPU Function Description

5.1. CPU Register

PSW: Program Status Word

SFR Page	= 0~F						
SFR Address	$s = 0 \times D0$				RESET = (0000-0000	
7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CY: Carry bit. AC: Auxiliary carry bit. F0: General purpose flag 0. RS1: Register bank select bit 1. RS0: Register bank select bit 0. OV: Overflow flag. F1: General purpose flag 1. P: Parity bit.

The program status word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown above, resides in the SFR space. It contains the Carry bit, the Auxiliary Carry(for BCD operation), the two register bank select bits, the Overflow flag, a Parity bit and two user-definable status flags.

The Carry bit, other than serving the function of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in Section "6.2 On-Chip Data RAM". A number of instructions refer to these RAM locations as R0 through R7.

The Parity bit reflects the number of 1s in the Accumulator. P=1 if the Accumulator contains an odd number of 1s and otherwise P=0.

SP: Stack Pointer

SFR Page	= 0~F						
SFR Address	= 0x81				RESET =	0000-0111	
7	6	5	4	3	2	1	0
SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to 0x07 after reset.

DPL: Data Pointer Low

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
7	6	5	4	3	2	1	0
SFR Address	= 0x82	RESET = 0000-0000					
SFR Page	= 0~F						

The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

DPH: Data Pointer High

SFR Page	= 0~F						
SFR Addres	s = 0x83				RESET =	0000-0000	
7	6	5	4	3	2	1	0
DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

ACC: Accumulator

SFR F	Page	= 0~F

SFR Addres	s = 0xE0				RESET =	0000-0000	
7	6	5	4	3	2	1	0
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register is the accumulator for arithmetic operations.

B: B Register

SFR Page SFR Address	= 0~F s = 0xF0				RESET =	0000-0000	
7	6	5	4	3	2	1	0
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register serves as a second accumulator for certain arithmetic operations.

5.2. CPU Timing

The **MGEQ1C064** is a single-chip microcontroller based on a high performance 1-T architecture 80C51 CPU that has an 8051 compatible instruction set, and executes instructions in 1~7 clock cycles (about 6~7 times the rate of a standard 8051 device). It employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. The instruction timing is different than that of the standard 8051.

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the 1T-80C51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles. For more detailed information about the 1T-80C51 instructions, please refer section "38 Instruction Set" which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

5.3. CPU Addressing Mode

Direct Addressing (DIR)

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal data RAM and SFRs can be direct addressed.

Indirect Addressing (IND)

In indirect addressing the instruction specified a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected bank, or the Stack Pointer. The address register for 16-bit addresses can only be the 16-bit data pointer register – DPTR.

Register Instruction (REG)

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the op-code of the instruction. Instructions that access the registers this way are code efficient because this mode eliminates the need of an extra address byte. When such instruction is executed, one of the eight registers in the selected bank is accessed.

Register-Specific Instruction

Some instructions are specific to a certain register. For example, some instructions always operate on the accumulator or data pointer, etc. No address byte is needed for such instructions. The op-code itself does it.

Immediate Constant (IMM)

The value of a constant can follow the op-code in the program memory.

Index Addressing

Only program memory can be accessed with indexed addressing and it can only be read. This addressing mode is intended for reading look-up tables in program memory. A 16-bit base register (either DPTR or PC) points to the base of the table, and the accumulator is set up with the table entry number. Another type of indexed addressing is used in the conditional jump instruction.

In conditional jump, the destination address is computed as the sum of the base pointer and the accumulator.

6. Memory Organization

Like all 80C51 devices, the **MGEQ1C064** has separate address spaces for program and data memory. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by the 8-bit CPU.

Program memory (ROM) can only be read, not written to. There can be up to **64K** bytes of program memory. In the **MGEQ1C064**, all the program memory are on-chip Flash memory, and without the capability of accessing external program memory because of no External Access Enable (/EA) and Program Store Enable (/PSEN) signals designed.

Data memory occupies a separate address space from program memory. In the **MGEQ1C064**, there are 256 bytes of internal scratch-pad RAM and **3480** bytes of on-chip expanded RAM (XRAM).

6.1. On-Chip Program Flash

Program memory is the memory which stores the program codes for the CPU to execute, as shown in Figure 6–1. After reset, the CPU begins execution from location 0000H, where should be the starting of the user's application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the program memory. Each interrupt is assigned a fixed location in the program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.




Figure 6–1. Program Memory

6.2. On-Chip Data RAM

Figure 6–2 shows the internal and external data memory spaces available to the **MGEQ1C064** user. Internal data memory can be divided into three blocks, which are generally referred to as the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal data memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addresses higher than 7FH access the SFR space; and indirect addresses higher than 7FH access the upper 128 bytes of RAM. Thus, the SFR space and the upper 128 bytes of RAM occupy the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 80C51 devices as mapped in Figure 6–3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing.

Figure 6–4 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.






Figure 6–2. Data Memory









6.3. On-chip expanded RAM (XRAM)

To access the on-chip expanded RAM (XRAM), refer to Figure 6–2, the **3840** bytes of XRAM (0000H to **0EFFH**) are indirectly accessed by move external instruction, "MOVX @Ri" and "MOVX @DPTR". For C51 compiler, to assign the variables to be located at XRAM, the "pdata" or "xdata" definition should be used. After being compiled, the variables declared by "pdata" and "xdata" will become the memories accessed by "MOVX @Ri" and "MOVX @DPTR", respectively. Thus, the **MGEQ1C064** hardware can access them correctly.

6.4. EMB, Off-Chip External data Memory Bus

The EMB function is implemented by CPU MOVX cycle on the address higher than **3840** bytes on XRAM region. The **3840** bytes XRAM space is on-chip XRAM region. It is used to access off-chip memory or peripheral by parallel bus. **MGEQ1C064** supports the stretched control on off-chip read/write timing through EMBTC setting to ensure the access properly in application. If CPU accesses EMB by MOVX instruction, the EMBTC timing is based on CPUCLK cycle.

MGEQ1C064 only provides the no address mode on EMB read/write access. The no address EMB in MGEQ1C064 also supports DMA access. If EMB is accessed by DMA, the EMBTC timing is based on SYSCLK cycle. And CPU is not allowed to access EMB when EMB is operating for DMA transfer. CPU must stop or suspend DMA and then wait 12 SYSCLK before accessing EMB by MOVX instruction.

It is recommended to set the EMB signals as following configurations:

- Set nRD/nWR as push-pull output mode.
- Set data bus AD[7:0] as open-drain output mode or open-drain with pull-up resistor mode.

The following registers control the EMB interface function: EMBTC configures the EMB bus timing and AUXR14 configures the port selection for EMB interface operating.

EMBTC: EMB Timing Control Register

SFR Page SFR Address	= 3 Only s = 0xB5				RESET =	1000-0000	
7	6	5	4	3	2	1	0
1	0	0	0	RWSH	RWS2	RWS1	RWS0
R	R	R	R	R/W	R/W	R/W	R/W

Bit 7~4: External data Memory Access Interface mode, needs to keep 1000B.

Bit 3: RWSH, EMB data bus Setup/Hold time control for Write(nWR) pulse. 0: Data bus Setup/Hold Time = 1 SYSCLK/CPUCLK cycle for nWR command. 1: Data bus Setup/Hold Time = 2 SYSCLK/CPUCLK cycle for nWR command.

Bit 2~0: RWS[2:0], EMB Read/Write command pulse width select bits.

000: nRD and nWR pulse width = 1 SYSCLK/CPUCLK cycle. 001: nRD and nWR pulse width = 2 SYSCLK/CPUCLK cycle. 010: nRD and nWR pulse width = 3 SYSCLK/CPUCLK cycle. 011: nRD and nWR pulse width = 4 SYSCLK/CPUCLK cycle. 100: nRD and nWR pulse width = 5 SYSCLK/CPUCLK cycle. 101: nRD and nWR pulse width = 6 SYSCLK/CPUCLK cycle. 110: nRD and nWR pulse width = 7 SYSCLK/CPUCLK cycle. 111: nRD and nWR pulse width = 8 SYSCLK/CPUCLK cycle.

AUXR14: Auxiliary Register 14

SER Page	= B only							
SFR Addres	dress = 0xA4 RESET = 0000-0100							
7	6	5	4	3	2	1	0	
ADLPS1	ADLPS0	0	0	RWPS0	AC2HC0	AC2OE	AC2FLT1	
R/W	R/W	W	W	R/W	R/W	R/W	R/W	

Bit 7~6: Port Selection of AD bus on EMB (off-chip MOVX cycle).

ADLPS1~0	AD[7:0]
0 0	P0.7~P0.0
0 1	P2.7~P2.0
10	P7.2~P7.0, P5.7, P6.7~P6.4
1 1	Reserved

Bit 3: RWPS0, EMB nRD/nWR port selection.

RWPS0	nWR	nRD
0	P3.6	P3.7
1	P3.7	P3.6

6.4.1. No Address Phase mode for MOVX 8-bit Data Access

In this mode, there is no address phase when CPU/DMA accesses off-chip memory or peripheral.

The mode of EMB supports the access both of CPU MOVX cycle and DMA cycle.

Figure 6–5. No Address Phase EMB Configuration





Figure 6–6. No Address Phase EMB for 8-bit Data Access



6.5. Declaration Identifiers in a C51-Compiler

The declaration identifiers in a C51-compiler for the various MGEQ1C064 memory spaces are as follows:

data

128 bytes of internal data memory space (00h~7Fh); accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.

idata

Indirect data; 256 bytes of internal data memory space (00h~FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the *data* area and the 128 bytes immediately above it.

sfr

Special Function Registers; CPU registers and peripheral control/status registers, accessible only via direct addressing.

xdata

External data or on-chip eXpanded RAM (XRAM); duplicates the classic 80C51 64KB memory space addressed via the "MOVX @DPTR" instruction. The **MGEQ1C064** has **3840** bytes of on-chip xdata memory.

pdata

Paged (256 bytes) external data or on-chip eXpanded RAM; duplicates the classic 80C51 256 bytes memory space addressed via the "MOVX @Ri" instruction. The **MGEQ1C064** has 256 bytes of on-chip pdata memory which is shared with on-chip xdata memory.

code

64K bytes of program memory space; accessed as part of program execution and via the "MOVC @A+DTPR" instruction. The **MGEQ1C064** has **64K** bytes of on-chip code memory.

7. XRAM Access


The MGEQ1C064 MCUs include 3840 bytes of on-chip RAM mapped into the external data memory space (XRAM). The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the XRAM Page Select Register (XRPS).

The **internal** XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read or written. The second method uses R0 or R1 in combination with the XRPS register to generate the effective XRAM address.

7.1. MOVX on 16-bit Address with dual DPTR

The dual DPTR structure as shown in Figure 7–1 is a way by which the chip can specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS (AUXR1.0) that allows the program code to switch between them.

Figure 7–1. Dual DPTR Structure



DPTR Instructions

The six instructions that refer to DPTR currently selected using the DPS bit are as follows:

INC DPTR MOV DPTR,#data16 MOV A,@A+DPTR MOVX A,@DPTR MOVX @DPTR,A JMP @A+DPTR ; Increments the data pointer by 1

; Loads the DPTR with a 16-bit constant

; Move code byte relative to DPTR to ACC

; Move external RAM (16-bit address) to ACC ; Move ACC to external RAM (16-bit address)

; Jump indirect relative to DPTR

AUXR1: Auxiliary Control Register 1

W	W	R/W	R/W	W	W	W	R/W
		CRCDS1	CRCDS0				DPS
7	6	5	4	3	2	1	0
SFR Address	= 0xA2				RESET =	0000-0000	
SFR Page	= 0~F	-					

Bit 0: DPS, DPTR select bit. Use to switch between DPTR0 and DPTR1.

0: Select DPTR0.

1: Select DPTR1.

DPS	Selected DPTR
0	DPTR0
1	DPTR1

DPL: Data Pointer Low

SFR Page	= 0~F						
SFR Address	s = 0x82				RESET =	0000-0000	
7	6	5	4	3	2	1	0
DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

DPH: Data Pointer High

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
7	6	5	4	3	2	1	0
SFR Address	s = 0x83				RESET =	0000-0000	
SFR Page	= 0~F						


The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory.

7.2. MOVX on 8-bit Address with XRPS

The 8-bit form of the MOVX instruction uses the contents of the XRPS SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed.

This function can give the designer to get more efficiency code to access XRAM. To access whole range of XRAM will need to use 2 bytes address. The software complier will compile the 2 bytes address by using DPTR to access specific memory location, it results to add more instructions and will slow down the efficiency. But if use the XRPS with global "pdata" variables, the complier will translate it to MOVX@Ri to reduce many extra instructions to enhance the memory access performance.





XRPS: XRAM Page Select Register

SFR Page SFR Addres	= 0~F s = 0x8F				RESET -	XXXX-0000	
7	6	5	4	3	2	1	0
				XRPS.3	- XRPS.2	XRPS.1	XRPS.0
W	W	W	W	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0" on these bits when XRPS is written.

Bit 3~0: XRPS, XRAM Page Select. The XRPS register provides the high byte of the 16-bit external data memory address when using an 8-bit MOVX command, effectively selecting a 256-byte page of RAM. Since the upper (reserved) bits of the register are always zero, the XRPS determines which page of XRAM is accessed. In **MGEQ1C064**, XRPS indexes the **15/7** pages 256-byte RAM (XRPS = 0000 ~ 1110). If XRPS indexes 1111, it will be an EMB cycle.

For Example: If XRPS = 0x01, addresses 0x0100 through 0x01FF in XRAM will be accessed.

8. Direct Memory Access Controller (DMA)

The direct memory access (DMA) controller transfers data from data source to data destination, without CPU intervention, across the entire XRAM address range and the entire SFR address range. For example, the DMA controller can move data from the ADC12 conversion result register to 8051 XRAM. This keeps CPU resources free for other operations.


Using the DMA controller can increase the throughput of peripheral modules. It can also reduce system power consumption by allowing the CPU to remain in a low-power mode without having to awaken to move data to or from a peripheral.

The DMA controller features include:

- Easy use one channel DMA
- Transfer type: Memory to peripheral (M2P), peripheral to memory (P2M), peripheral to peripheral (P2P)
- · Configurable transfer trigger selections: CPU software or external hardware
- Support block transfer mode, transfer sizes up to 65536 transactions
- · Capability to copy data to CRC engine during DMA transfer
- · Auto-initialization for circular buffer management (loop mode)
- · Capability to suspend and resume a DMA transfer.
- · Capability to operate in low power modes (idle mode for interrupt)
- · Option interrupt on End of DMA transfer

The DMA access diagram is shown in Figure 8–1.

Figure 8–1. DMA Access Diagram



8.1. DMA Structure

In **MGEQ1C064**, the DMA controller provides one channel DMA to support 3 transfer types: transfer the data from XRAM to peripheral, from peripheral to XRAM and from peripheral to peripheral. DMADS0 register in DMA channel 0 defines the DMA transfer type to configure DMA controller behavior and defines the data path to generate the SFR address on peripheral access.

Timer 5 and Timer 6 are embedded in DMA module. The DMA controller supports the block mode transfer by one DMA trigger, on CPU software trigger or external hardware trigger. The transfer size is programmable from 1 to 65536 and this function is implemented on Timer 5 for DMA transfer count. If DMA needs to access XRAM, the Timer 6 implements the XRAM address pointer. When DMA finishes one data transaction, DMA_CLK will trigger Timer 5 to increase the DMA transfer count and increase Timer 6 to point next XRAM address. Both of Timer 5 and Timer 6 only support up-count operation. When DMA function is not in used, the Timer 5 and Timer 6 can be traded as a general Timer 0 with 16-bit counter.

DMACR0 and DMACG0 are the SFRs for DMA operation mode control. It includes DMA start, suspend, interrupt enabled....etc. In DMA Operation section, will introduce the function in detailed.

The DMA controller block diagram is shown in Figure 8–2.




Figure 8–2. DMA Structure

8.2. DMA Operation

The DMA controller is configured with user software. The setup and operation of the DMA is discussed in the following sections.

8.2.1. DMA Transfer Types

The DMA controller in **MGEQ1C064** supports 3 type data transfer as following list:

- M2P: XRAM to Peripheral
- P2M: Peripheral to XRAM
- P2P: Peripheral to Peripheral

The DMA controller does not support the data transfer for XRAM to XRAM (M2M). It also cannot access the internal data RAM area and flash ROM area. The DMA transfer type is defined by DMADS0 when software configures the DMA data path of source and destination. Otherwise, if a peripheral is configured for DMA access, software must not access the data register of the peripheral.

For example 1:

The source data is selected on ADC12 and the destination data is selected on XRAM. Then, DMA controller will move data from the ADC12 conversion result register ADCDH and ADCDL to 8051 XRAM. The DMA transfer type is peripheral to XRAM. And software must avoid the read operation on ADCDH and ADCDL.

For example 2:

The source data is selected on ADC12 and the destination data is selected on S0 TX. Then, DMA controller will move data from the ADC12 conversion result register ADCDH and ADCDL to S0BUF. The DMA transfer type is peripheral to peripheral. Software must avoid to read ADCDH, ADCDL and to write data to S0BUF.

The configuration of DMA data path selection is listed in below Table 8–1.

Table 8–1. DMA Data Path Selection

DSS30~00 (DMADS0[7:4])	Source Selection	DDS30~00 (DMADS0[3:0])	Destination Selection
0 0 0 0	Disabled	0 0 0 0	Disabled
0 0 0 1	S0 RX	0 0 0 1	S0 TX
0 0 1 0	S1 RX	0 0 1 0	S1 TX
0 0 1 1	S2 RX	0 0 1 1	S2 TX
0 1 0 0	S3 RX	0 1 0 0	S3 TX
0 1 0 1	TWI0 RX	0 1 0 1	TWI0 TX
0 1 1 0	TWI1 RX	0 1 1 0	TWI1 TX
0 1 1 1	SPI0 RX	0 1 1 1	SPI0 TX
1 0 0 1	ADC0	1 0 0 1	Reserved
1 0 1 1	No Address EMB	1 0 1 1	No Address EMB
1 1 0 1	Reserved	1 1 0 1	CRC
1 1 1 1	XRAM	1 1 1 1	XRAM

Note:

The DMA does not support the transfer of "XRAM to XRAM" and "EMB to EMB". Other paths are supported in DMA transfer.

8.2.2. DMA Transfer Mode

The DMA controller in **MGEQ1C064** only supports block transfer mode. After DMA trigger active, DMA controller start to move data until the overflow event happened on DMA Current Transfer Count. That is one trigger input to activate a block data transfer by DMA controller.

The block data transfer size is defined in {TH5+TL5} as DMA Current Transfer Count. It supports the transfer size from 1 DMA transaction to 65536 DMA transactions. In **MGEQ1C064**, one DMA transaction move one byte data from source to destination.

8.2.3. Transfer Count & Address Pointer

DMA transfer count control and memory address pointer are implemented on Timer 5 and Timer 6 in DMA module. The action of Timer 5 and Timer 6 likes general Timer 0 with 16-bit counter (TH5 + TL5, TH6 + TL6) and 16-bit reload register (THR5 + TLR5, THR6 + TLR6). If DMA enabled, Timer 5 controls the DMA transfer count and Timer 6 points to memory address. Both of Timer 5 and Timer 6 is always 16-bit up-count counter.

The Current Transfer Count implemented on {TH5 + TL5} register determines the number of transactions to be performed. The Base Transfer Count is implemented on {THR5 + TLR5}. It supports the maximum transfer count is up to 65536. The actual transfer count is equal to the value of (65536 – {TH5 + TL5}). The Current Transfer Count is increment after each DMA transaction. When the value in the register goes from FFFFH to 0000H, an event at "End of DMA transfer" is generated to stop the DMA transfer by clear DMAS0 and set DMA Complete Flag (DCF0). The event also reloads {THR5 + TLR5} to {TH5 + TL5} to initialize the new Current Transfer Count for next DMA transfer.

For examples on transfer count initial,

- a. If DMA transfer size is 65536, the {TH5 + TL5} will be programmed to 0000H.
- b. If DMA transfer size is 1, the {TH5 + TL5} will be written by FFFFH.

The Current Address implemented on {TH6 + TL6} register points the memory address for DMA access on XRAM. Based on {TH6 + TL6} up counting function, the addresses generated will be increased. There is a Base Address located on {THR6 + TLR6}. Each event on "End of DMA transfer" will reload the {THR6+ TLR6} to {TH6 + TL6} to initialize the new Current Address for next DMA transfer. The Current Address covers the entire XRAM memory space.

8.2.4. Start a DMA Transfer

It is an easy handling DMA controller in **MGEQ1C064**. To starting a DMA transfer, software must issue the following sequence to construct a DMA operation:

- 1) Configure DMADS0 to determine the DMA transfer type and DMA data path on source and destination.
- 2) Configure DMA interrupt and its interrupt priority.
- 3) Configure the Current Transfer Count and Base Transfer Count
- 4) Configure the Current Address and Base Address if XRAM accessed by DMA is necessary
- 5) Configure the peripheral to ready state
- 6) Set DMAE0 to enable DMA FSM
- 7) Configure DMA trigger source and trigger DMA to start operation -- If select software trigger, software sets DMAS0 to start DMA
 - -- If select external trigger, wait external active signal to start DMA
- 8) Software waits DMA Complete Flag (DCF0) that indicates the DMA transfer finished
- 9) Write 0 on DMAE0 to end DMA operation and configure DMADS0 to disable state.

In DMA external trigger operation, the external active signal will set DMAS0 automatically. Both of internal and external trigger, the DMAS0 will be cleared automatically when DMA transfer is finished, End of DMA transfer.

8.2.5. Suspend or Stop DMA Transfer

A DMA transaction can be suspended during the transfer (after DMAS0 set) by writing 0 on DMAS0. If the channel is suspended when a DMA data transaction is ongoing, the channel is effectively disabled only once the current data transaction is completed. Re-enabling the DMAS0 resumes the DMA transfer.


Software can write "0" on DMAE0 to stop current DMA transfer at any time or to end the DMA transfer after End of DMA transfer. It is recommended software must also configure data path (DMADS0) to disable state and clear DMAS0.

8.2.6. DMA Interrupt

DCF0 is set in any transfer mode or transfer type, when the corresponding Current Transfer Count register {TH5 + TL5} counts to overflow. If the corresponding DIE0 and EDMA (IE.6) are set, a DMA interrupt request is generated.

If the DMA function is disabled, the Timer 5 and Timer 6 of DMA module can be a general 16-bit timer. Each timer has its own timer flag, TF5 and TF6 with corresponding interrupt enable bit. They share the DMA interrupt with DAM complete flag. The following diagram shows the DMA interrupt architecture. If software enables DMA transfer function, the interrupt enables of Timer 5 and Timer 6 must be disabled.





8.2.7. DMA Loop Mode

Loop mode is available to handle circular buffers and continuous data flows (e.g. ADC scan mode). This feature can be enabled using the LOOP bit in the DMACG0 register. When loop mode is activated, the Current Transfer Count is automatically reloaded with the Base Transfer Count, the Current Address is automatically reloaded with the Base Address, and the DMA requests continue to be served without setting DMAS0.

8.2.8. Error Handling in DMA

There is no any error handling function in the DMA controller, software will take care on:

- a. Current Address cannot over the XRAM boundary. In MGEQ1C064, XRAM boundary is 3840 bytes (0EFFH).
- b. Cannot support the even/odd parity check and generation on S0, S1, S2 and S3.
- c. Cannot handle the Not ACK status on TWI0/I2C0 and TWI1/I2C1

8.2.9. Data Copied to CRC16

If DMA destination is not CRC16 module, enabled CRCW0 will copy the data content to CRC16 module on each DMA transaction. For example, moving data from S0 RX to SPI0 TX will fed the data to CRC16 simultaneously. This function is supported in any transfer type.

8.2.10. Timer 5 & Timer 6


When DMA enabled, Timer 5 behaves the function for DMA transfer counting. TH5 and TL5 are the Current Transfer Count registers. THR5 and TLR5 are the Base Transfer Count registers.

If DMA is disabled, Timer 5 is a 16-bit auto-reloadable timer/counter with Gate control function as Timer 0. The overflow flag, TF5, could be an interrupt source and shares the DMA interrupt vector. Following figure illustrates the Timer 5 structure.

Timer 5 Pin configuration is as following:








When DMA enabled, Timer 6 behaves the function for DMA memory address pointer. TH6 and TL6 are the Current Address registers. THR6 and TLR6 are the Base Address registers.

If DMA is disabled, Timer 6 is a 16-bit auto-reloadable timer/counter with Gate control function as Timer 0. The overflow flag, TF6, could be an interrupt source and shares the DMA interrupt vector. Following figure illustrates the Timer 5 structure.

Timer 6 Pin configuration is as following:

T6	
P3.5	

Figure 8-5. Timer 6 Structure



8.3. DMA Register

DMACR0: DMA Control Register 0

SFR Page	= 0~7						
SFR Address	s = 0x94	RESET = xxx0-0000					
7	6	5	4	3	2	1	0
				DMAE0	DMAS0	DIE0	DCF0
w	w	w	w	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0" on these bits when DMACR0 is written.

Bit 3: DMAE0, DMA Enable 0.

0: Clear to disable DMA operation.

1: Set to enable DMA operation.

Bit 2: DMAS0. DMA transfer Start 0.

0: Cleared by H/W when DMA end-of-transfer. If Cleared by S/W will suspend DMA transfer.

1: Setting this bit by software starts or resume the DMA transfer.

Bit 1: DIE0, DCF0 Interrupt Enable.

0: Disable DCF0 interrupt.

1: Enable DCF0 interrupt to share the DMA interrupt vector.

Bit 0: DCF0, DMA Complete Flag 0.

0: DCF0 must be cleared by software writing 0.

1: DCF0 is set by DMA end-of-transfer.

DMACG0: DMA Configuration Register 0

SFR Page = 8 only

SFR Address	s = 0x94	RESET = 0000-0000					
7	6	5	4	3	2	1	0
PDMAH	PDMAL	CRCW0	0	EXTS10	EXTS00	0	LOOP0
R/W	R/W	R/W	W	R/W	R/W	W	R/W

Bit 7~6: PDMAH/L, DMA interrupt priority control bits.

Bit 5: CRCW0, CRC16 Write (copied) enable.

0: Disable the DMA data is copied to CRC16 concurrently.

1: Enable the DMA data is copied to CRC16 concurrently.

Bit 4: Reserved. Software must write "0" on these bits when DMACG0 is written.

Bit 3~2: EXTS10~00. DMA external trigger source selection.

	33
EXTS10, EXTS00	Selected Signal
0 0	Disabled, software trigger
0 1	INT2ET
1 0	BM1FES
1 1	KBIET

Bit 1: Reserved. Software must write "0" on this bit when DMACG0 is written.

Bit 0: LOOP0.

0: Disable DMA loop operation.

1: Enable DMA loop operation.

DMADS0: DMA Data path Selection Register 0

SFR Page	= 9 only		•				
SFR Address	= 0x94	RESET = 0000-0000					
7	6	5	4	3	2	1	0
DSS30	DSS20	DSS10	DSS00	DDS30	DDS20	DDS10	DDS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~4: DMA data Source Selection.

Bit 3~0: DMA data Destination Selection.

DSS30~00 (DMADS0[7:4])	Source Selection	DDS30~00 (DMADS0[3:0])	Destination Selection
0 0 0 0	Disabled	0 0 0 0	Disabled
0 0 0 1	S0 RX	0 0 0 1	S0 TX
0 0 1 0	S1 RX	0 0 1 0	S1 TX
0 0 1 1	S2 RX	0 0 1 1	S2 TX
0 1 0 0	S3 RX	0 1 0 0	S3 TX
0 1 0 1	TWI0 RX	0 1 0 1	TWI0 TX
0 1 1 0	TWI1 RX	0 1 1 0	TWI1 TX
0 1 1 1	SPI0 RX	0 1 1 1	SPI0 TX
1 0 0 1	ADC0	1 0 0 1	Reserved
1 0 1 1	No Address EMB	1 0 1 1	No Address EMB
1 1 0 1	Reserved	1 1 0 1	CRC
1 1 1 1	XRAM	1 1 1 1	XRAM

Note 1: When use DMA to transfer ADC data, please watch out the Data Bit setting. Please reference 29.2.8 Transfer ADC Data by DMA

8.4. Timer 5 Register

T5CON: Timer 5 Control Register

SFR Page = 3 Only

SFR Address	s = 0xC8		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
TF5	0	T5CKS1	T5CKS0	T5IE	TR5	T5GAT1	T5GAT0	
R/W	W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: TF5, Timer 5 overflow flag.

0: TF5 must be cleared by software.

1: TF5 is set by a Timer 5 overflow happened.

Bit 6: Reserved. Software must write "0" on this bit when T5CON is written.

Bit 5~4: T5CKS.1~0, Timer 5 clock source selector.

T5CKS.1~0	T5 Clock Selection		
00	SYSCLK/12		
01	T5 Pin		
10	SYSCLK		
11	T2EXI input selection		

T5 Pin: P3.4

Bit 3: T5IE, TF5 interrupt enable.

0: Disable TF5 interrupt.

1: Enable TF5 interrupt to share the DMA interrupt vector.

Bit 2: TR5, Timer 5 Run control bit.

0: Disabled to stop the Timer/Counter 5. Before starting the DMA process, software must be disabled TR5.

1: Enabled to start the Timer/Counter 5.

Bit 1~0: T5GAT.1~0, Gating source selection of Timer 5.

T5GAT.1~0	T5 Gate source			
00	Disable			
01	Inverted INT0ET			
10	Inverted INT2ET			
11	T3EXI input selection			

TL5: Timer 5 Low byte Register

SFR Page	= 3 Only						
SFR Address	$= 0 \times CC$	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TL5.7	TL5.6	TL5.5	TL5.4	TL5.3	TL5.2	TL5.1	TL5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH5: Timer 5 High byte Register

SFR Page	= 3 Only						
SFR Addres	s = 0xCD	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TH5.7	TH5.6	TH5.5	TH5.4	TH5.3	TH5.2	TH5.1	TH5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TLR5: Timer 5 Low byte Reload Register

SFR Page	= 3 Only						
SFR Address	s = 0xCA	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TLR5.7	TLR5.6	TLR5.5	TLR5.4	TLR5.3	TLR5.2	TLR5.1	TLR5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

THR5: Timer 5 High byte Reload Register

SFR Page	= 3 Only						
SFR Address	s = 0xCB	RESET = 0000-0000					
7	6	5	4	3	2	1	0
THR5.7	THR5.6	THR5.5	THR5.4	THR5.3	THR5.2	THR5.1	THR5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

8.5. Timer 6 Register

T6CON: Timer 6 Control Register

SFR Page	= 4 Only							
SFR Address	s = 0xC8	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
TF6	0	T6CKS1	T6CKS0	T6IE	TR6	T6GAT1	T6GAT0	
R/W	W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: TF6, Timer 6 overflow flag.

0: TF6 must be cleared by software.

1: TF6 is set by a Timer 6 overflow happened.

Bit 6: Reserved. Software must write "0" on this bit when T6CON is written.

Bit 5~4: T6CKS.1~0, Timer 6 clock source selector.

T6CKS.1~0	T6 Clock Selection
00	SYSCLK/12
01	T6 Pin
10	SYSCLK
11	T3EXI input selection
T6 Pin: P3.5	

Bit 3: T6IE, TF6 interrupt enable.

0: Disable TF6 interrupt.

1: Enable TF6 interrupt to share the DMA interrupt vector.

Bit 2: TR6, Timer 6 Run control bit.

0: Disabled to stop the Timer/Counter 6. Before starting the DMA process, software must be disabled TR6. 1: Enabled to start the Timer/Counter 6.

Bit 1~0: T6GAT.1~0, Gating source selection of Timer 5.

T6GAT.1~0	T6 Gate source
00	Disable
01	Inverted INT1ET
10	Inverted INT2ET
11	T2EXI input selection

TL6: Timer 6 Low byte Register

SER Page	= 4 Only							
SFR Addres	$s = 0 \times CC$		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
TL6.7	TL6.6	TL6.5	TL6.4	TL6.3	TL6.2	TL6.1	TL6.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

TH6: Timer 6 High byte Register

SFR Page	= 4 Only						
SFR Address	SFR Address = 0xCD RESET = 0000-0000						
7	6	5	4	3	2	1	0
TH6.7	TH6.6	TH6.5	TH6.4	TH6.3	TH6.2	TH6.1	TH6.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TLR6: Timer 6 Low byte Reload Register

SFR Page = 4 Only SFR Address = 0xCA RESET = 0000-0000 7 3 2 6 5 4 1 0 TLR6.7 TLR6.6 TLR6.5 TLR6.4 TLR6.3 **TLR6.2 TLR6.1** TLR6.0 R/W R/W R/W R/W R/W R/W R/W R/W

THR6: Timer 6 High byte Reload Register

SFR Page = 4 Only

SFR Address	s = 0xCB	RESET = 0000-0000					
7	6	5	4	3	2	1	0
THR6.7	THR6.6	THR6.5	THR6.4	THR6.3	THR6.2	THR6.1	THR6.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

9. System Clock

There are **four** clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. Figure 9–1 shows the structure of the system clock in **MGEQ1C064**.

The **MGEQ1C064** always boots from IHRCO on 12MHz and reserves crystal pads as P6.0/P6.1 GPIO function. Software can select the OSCin input on one of the **four** clock sources application required and switches them on the fly. But software needs to settle the clock source stably before clock switching. If software selects external crystal mode, port pin of P6.0 and P6.1 will be assigned to XTAL2 and XTAL1. And P6.0/P6.1 GPIO function will be inhibited. In external clock input mode (ECKI), the clock source comes from P6.0 input and P6.1 still reserves GPIO function.

Set XTALE (CKCON2.5) to enable external crystal oscillating. When frequency from external crystal had been stable, the XTOR (CKCON1.7) will be set automatically. Software need to poll this bit before switch the system clock source (OSCin) to external crystal. XTOR is read only.

The built-in IHRCO provides two kinds of frequency for software selected. Another frequency is 11.059MHz by software setting AFS on CKCON0.7. Both of 12MHz and 11.059 MHz in IHRCO provide high precision frequency for system clock source. To find the detailed IHRCO performance, please refer Section "37.4 IHRCO Characteristics". In IHRCO or ILRCO mode, P6.0 can be configured to internal *MCK* output or *MCK*/2 and *MCK*/4 for system application.

The built-in ILRCO provides the low power and low speed frequency about 32KHz to WDT, RTC, and system clock source. MCU can select the ILRCO to system clock source by software for low power operation. To find the detailed IHRCO performance, please refer Section "37.5 ILRCO Characteristics". In ILRCO mode, P6.0 can be configured to internal *MCK* output or *MCK*/2 and *MCK*/4 for system application.

The **MGEQ1C064** device includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. CKM applied in **MGEQ1C064** is shown in Figure 9–1 and its typical input frequency is around 6MHz. Before enable CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the reasonable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 times frequency of CKMI and setting MCKS1~0 (CKCON2.3~2) selects different CKM outputs to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section "37.6 CKM Characteristics".

The system clock, *SYSCLK*, is obtained from one of these four clock sources through the clock divider, as shown in Figure 9–1. The user can program the divider control bits SCKS2~SCKS0 (in CKCON0 register) to get the desired system clock.

9.1. Clock Structure

Figure 9–1 presents the principal clock systems in the **MGEQ1C064**. The initial oscillator source of CPUCLK is set to IHRCO 12MHz. It can use the combinations of the clock multiplier and divider for different frequencies. The maximum CPUCLK is as following:

- External clock input mode, 0 25MHz @ 2.4V 5.5V
- CPU up to 25MHz @ **2.4V** 5.5V
- CPU up to 36MHz @ 2.7V -5.5V with on-chip CKM


If the applications need higher performance, then HSE (DCON0 Bit 7) needs to be set when CPUCLK > 6MHz. Moreover, if needs ultra-high CPUCLK>25MHz, then HSE1 needs to be set.

The system clock can be sourced by the external oscillator circuit or either internal oscillator. It maximum frequency is 50MHz. Please note, when using Clock Multiplier (CKM) to raise the MCK frequency to get higher SYSCLK, the CPUCLK will be also changed. It is need to set CCKS to slow down CPUCLK before raise MCK frequency to avoid CPUCLK over clock (CPUCLK needs to lower then 25MHz or 36MHz).

The clock module also provides two more clock source for high speed PCA applications.

- MCKDO: Up to 72MHz
- CKMIX16: Up to 144MHz

Figure 9–1. System Clock



9.2. Clock Source Switching

There are four clock sources for the system clock: Internal High-frequency RC Oscillator (IHRCO), external crystal oscillator, Internal Low-frequency RC Oscillator (ILRCO) and External Clock Input. Figure 9–1 shows the structure of the system clock in MGEQ1C064. The MGEQ1C064 always boots from IHRCO on 12MHz. OSCS[1:0] are used to select the clock source by software setting, but the software need to wait until the clock be settle before switch the clock source.

9.3. On-chip CKM (PLL)

The **MGEQ1C064** includes a Clock Multiplier (CKM) to generate the high speed clock for system clock source. It is shown in Figure 9–1 and its typical input frequency is around 6MHz. Before enable CKM, software must configure the CKMIS1~0 (CKCON.5~4) to get the suitable CKMI frequency for CKM input source. CKM can generate 4/5.33/8 (or x6/8/12) times frequency of CKMI and setting MCKS1~0 (CKCON2.3~2) selects different CKM outputs on MCK to provide the high speed operation on MCU without high-frequency clock source. To find the detailed CKM performance, please refer Section "37.6 CKM Characteristics").

9.4. Missing Clock Detection (MCD)

When using the external crystal oscillator as the clock source, it can be monitored by the missing clock detector MCD to notify if the crystal is out of function. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. PCON1 Bit 5, MCDF, Missing Clock Detection (MCD) flag set by hardware to detect a Missing-Clock event on external crystal oscillating input. Writing "1" on this bit will clear MCDF. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL again. By default, the MCD event will trigger a system reset. If user won't apply this function, clear MCDRE to disable the reset function.

9.5. Fast wake-up for XTAL mode

Normally the settle time of the external crystal is 0.6ms ~ 2ms (depends on the applications). The MCU stable time is 200us and is fast then crystal. It can be used to speed up the wake-up time for XTAL mode. Under XTAL mode, user can switch the OSCin from XTAL to IHRCO before the system go into Power-Down Mode.

How to Program with Fast wake-up function for XTAL mode

- Set IHRCOE (CKCON2.4) to "1" to enable IHRCO.
- delay 32us to wait IHRCO working stable
- Program OSCS[1:0] (CKCON2.1~0) to "00" to select IHRCO as clock source
- NOP x 10
- Set XTALE (CKCON2.5) to "0" to disable external crystal oscillating circuit.
- MCU enter power down
-
- MCU wake up
- Set XTALE (CKCON2.5) to "1" to enable external crystal oscillating circuit.
- Poll XTOR (CKCON1.7) to "1" to wait external crystal oscillating ready.
- Program OSCS[1:0] (CKCON2.1~0) to "01" to select XTAL as clock source
- NOP x 10
- Set IHRCOE (CKCON2.4) to "0" to disable IHRCO.
- Continue program execution......

9.6. Wake-up clock from CKM

When enable CKM circuit, it needs *100us* to output stable frequency, within this uncertain frequency period, the input of the MCK needs to keep MCKS on OSCin to guarantee system's satiability. Please reference the following procedure:

How to Program to Support wake-up with clock from CKM

- Program MCKS[1:0] (CKCON2.3~2) to "00" to select non-CKM output as clock source
- MCU enters power down
-
- · MCU wakes up
- delay 100us to wait CKM working stable.
- Modify MCKS[1:0] (CKCON2.3~2) to select CKM output as clock source
- Continue program execution......

9.7. Clock Register

CKCON0: Clock Control Register 0

SFR Page	= 0~F & P								
SFR Addres	s = 0xC7				RESET =	0001-0000			
7	6	5	4	3	2	1	0		
AFS	ENCKM	CKMIS1	CKMIS0	CCKS	SCKS2	SCKS1	SCKS0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7: AFS, Alternated Frequency Selection.0: Select IHRCO on 12MHz.1: Select IHRCO on 11.059MHz.

Bit 6: ENCKM, Enable clock multiplier (X8)

0: Disable the x8/x12 clock multiplier.

1: Enable the x8/x12 clock multiplier.

Bit 5~4: CKMIS1 ~ CKMIS0, Clock Multiplier Input Selection.

CKMIS[1:0]	Clock Multiplier Input Selection
0 0	OSCin/1 (when OSCin = 5 ~ 7MHz)
0 1	OSCin/2 (when OSCin = 10 ~ 14MHz)
1 0	OSCin/4 (when OSCin = 20 ~ 28MHz)
1 1	Reserved

Bit 3: CCKS, CPU Clock Select.

0: Select CPU Clock as SYSCLK.

1: Select CPU Clock as SYSCLK/2.

Bit 2~0: SCKS2 ~ SCKS0, programmable System Clock Selection.

SCKS[2:0]	System Clock (SYSCLK)
0 0 0	MCKDO/1
0 0 1	MCKDO/2
0 1 0	MCKDO/4
0 1 1	MCKDO/8
1 0 0	MCKDO/16
1 0 1	MCKDO/32
1 1 0	MCKDO/64
1 1 1	MCKDO/128

CKCON1: Clock Control Register 1

SFR Page	= 0~F	-					
SFR Address	s = 0xBF	RESET = 0000-0000					
7	6	5	4	3	2	1	0
XTOR	0	MCKSTA1	MCKSTA0	OSCSTA3	OSCSTA2	OSCSTA1	OSCSTA0
R	R	R	R	R	R	R	R

Bit 7: XTOR, Crystal Oscillating Ready. Read Only. 0: Crystal Oscillating not Ready.

1: Crystal Oscillating Ready. When XTALE is enabled, XTOR reports the crystal oscillator reached start-up count.

Bit 5~4: MCKSTA[1:0], MCK MUX Status

00: MCK MUX going on switching clock

01: MCK MUX is using OSCin clock source

10: MCK MUX is using CKMIx4/x5.33/x8 clock source

11: MCU MUX is going on switching clock

Bit 3~0: OSCSTA[3:0]

0001: OSCin MUX is using IHRCO clock source 0010: OSCin MUX is using XTAL clock source 0100: OSCin MUX is using ILRCO clock source 1000: OSCin MUX is using ECKI clock source Others: OSCin MUX is going on switching clock

CKCON2: Clock Control Register 2

SFR Page	= P Only	_					
SFR Address	s = 0x40				RESET =	0101-0000	
7	6	5	4	3	2	1	0
XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: XTGS1~XTGS0, Crystal Gain Selection register.

XTGS1, XTGS0	Gain Define	Applied Crystal	
0, 0	Low Gain	32.768KHz	
0, 1	Medium Gain	2MHz ~ 25MHz	
1, 0	Lower Gain	32.768KHz	
1, 1	Reserved	Reserved	

Bit 5: XTALE, external Crystal (XTAL) Enable.

0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1. 1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software polls the XTOR (CKCON1.7) true to

indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

0: Disable internal high frequency RC oscillator.

1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

Bit 3~2: MCKS[1:0], MCK Source Selection.

MCKS[1:0]	MCK Source Selection		=12MHz S = [01]	OSCin =11.059MHz CKMIS = [01]		
	Selection	CKMS0 = 0	CKMS0 = 1	CKMS0 = 0	CKMS0 = 1	
0 0	OSCin	12	MHz	11.059MHz		
0 1	CKMI x4 / x6	24MHz	36MHz	22.118MHz	33.177MHz	
1 0	CKMI x5.33 / x8	32MHz	48MHz	29.491MHz	44.236MHz	
1 1	CKMI x8 / x12	48MHz	72MHz	44.236MHz	66.354MHz	

Note: It needs to set ENCKM = 1 to enable CKM.

Note: Needs to be careful of the limitation of CPUCLK and SYSCLK. Needs to use SCKS[2:0] and CCKS to choose proper range of CPUCLK and SYSCLK to not exceed the limitation. CPUCLK ≤ 36MHz, SYSCLK ≤ 50MHz.

Bit 1~0: OSCS[1:0], OSCin Source selection.

OSCS[1:0]	OSCin source Selection
0 0	IHRCO
0 1	XTAL
1 0	ILRCO
1 1	ECKI, External Clock Input (P6.0) as OSCin.

CKCON3: Clock Control Register 3

SFR Page	= P only	- ingresser e							
SFR Address	s = 0x41		RESET = 0000-0010						
7	6	5	4	3	2	1	0		
WDTCS1	WDTCS0	FWKP	WDTFS	MCKD1	MCKD0	MCDS1	MCD		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7~6: WDTCS1~0. WDT clock source selection.

Bit 5: FWKP, MCU Fast wake up control.

0: Select MCU for normal wakeup time about 120us from power-down mode.

1: Select MCU for fast wakeup time about 30us from power-down mode.

Bit 4: WDTFS. WDT overflow source selection.0: Select WDT bit-8 overflow as WDT event source.1: Select WDT bit-0 overflow as WDT event source.

Bit 3~2: MCKD[1:0], MCK Divider Output selection.	
---	--

MCKD[1:0]	MCKDO Frequency	if MCK = 12MHz	if MCK = 48MHz
0 0	MCKDO = MCK	MCKDO = 12MHz	MCKDO = 48MHz
0 1	MCKDO = MCK/2	MCKDO = 6MHz	MCKDO = 24MHz
1 0	MCKDO = MCK/4	MCKDO = 3MHz	MCKDO = 12MHz
1 1	MCKDO = MCK/8	MCKDO = 1.5MHz	MCKDO = 6MHz

Bit 1~0: MCDS[1:0], Reserve for test

CKCON5: Clock Control Register 5

SFR Page	= P only						
SFR Address	s = 0x43				RESET =	0000-0000	
7	6	5	4	3	2	1	0
							CKMS0
W	W	W	W	W	W	W	R/W

Bit 7~1: Reserved. Software must write "0" on these bits when CKCON5 is written.

Bit 0: CKMS0, CKM mode selection 0.

0: Set CKM to CKMI X8 output mode. (96MHz for PCA)

1: Set CKM to CKMI X12 output mode. (144MHz for PCA)

AUXR0: Auxiliary Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH
7	6	5	4	3	2	1	0
SFR Address	= 0xA1				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] set to non-GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC[1:0]	P6.0 function	I/O mode
00	P6.0	By P6M1.0 & P6M0.0
01	MCK	By P6M1.0 & P6M0.0
10	MCK/2	By P6M1.0 & P6M0.0
11	MCK/4	By P6M1.0 & P6M0.0

Please refer Section "9 System Clock" to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set {P6M1.0, P6M0.0} to "01" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

PCON1: Power Control Register 1

SFR Page	= 0~F & F	5					
SFR Address	= 0x97				POR = 00	00-000	
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

SFIE: System Flag Interrupt Enable Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE
7	6	5	4	3	2	1	0
SFR Addres	s = 0x8E				POR = 01	10-0000	
SFR Page	= 0~F						

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: Enable MCD module and enable MCDF interrupt.

DCON0: Device Control Register 0

SER Page	= P Only								
SFR Address = 0x4C POR = 1000-0011									
7	6	5	4	3	2	1	0		
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE		
R/W	R/W	R/W	w	w	R/W	R/W	R/W		

Bit 7: HSE, High Speed operation Enable.

0: Select CPU running in lower speed mode ($F_{CPUCLK} \leq 6MHz$) which is slow down internal circuit to reduce power consumption.

1: Enable CPU full speed operation if F_{CPUCLK} > 6MHz. Before select high frequency clock (> 6MHz) on CPUCLK, software must set HSE to switch internal circuit for high speed operation.

Bit 5: HSE1, High Speed operation Enable 1.

0: No function.

1: Enable MCU for ultra-high speed operation. (F_{CPUCLK} > 25MHz). It also needs to set HSE when use HSE1 = 1.

10. Watch Dog Timer (WDT)

10.1. WDT Structure

The Watch-dog Timer (WDT) is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of an 8-bit free-running counter, an 8-bit prescaler and a control register (WDTCR). Figure 10–1 shows the WDT structure in **MGEQ1C064**.

There are **four** selections for WDT clock source. The clock source must be configured before WDT enabled. The default WDT clock source is 32 KHz ILRCO. The WDT overflow will set the WDTF (PCON1.0) which can be configured to generate an interrupt by enabled WDTFIE (SFIE.0) and enabled ESF (EIE1.3). The overflow can also trigger a system reset when WREN (WDTCR.7) is set. To prevent WDT overflow, software needs to clear it by writing "1" to the CLRW bit (WDTCR.4) before WDT overflows.

When using WDT reset (WREN = 1), please set the prescaler before to set the WREN = 1.

Once the WDT is enabled by setting ENW bit, there is no way to disable it except through power-on reset or page-p SFR over-write on ENW, which will clear the ENW bit. The WDTCR register will keep the previous programmed value unchanged after hardware (RST-pin) reset, software reset and WDT reset.

WREN, NSW and ENW are implemented to one-time-enabled function, only writing "1" valid in general SFR page. Page-P SFR Access on WDTCR can disable WREN, NSW and ENW, writing "0" on WDTCR.7~5. Please refer Section "10.4 WDT Register" and Section "33 Page P SFR Access" for more detail information.




Figure 10–1. Watch Dog Timer

10.2. WDT During Idle

In the Idle mode, the WIDL bit (WDTCR.3) determines whether WDT counts or not. Set this bit to let WDT keep counting in the Idle mode. If the hardware option NSWDT is enabled, the WDT always keeps counting regardless of WIDL bit.

10.3. WDT During Power Down (Auto Wake Up)

In the Power down mode, the ILRCO won't stop if the NSW (WDTCR.6) is enabled. The MUC enters Watch mode to behave an auto-wakeup function. That lets WDT keep counting even in Power down mode (Watch Mode). After WDT overflows, it will wake up the CPU from interrupt or reset by software configured. This function is only active when WDT clock source is come from ILRCO or P6.0 input which can be derived from external input or crystal oscillating circuit (XTAL1/XTAL2) enabled.

10.4. WDT Register

WDTCR: Watch-Dog-Timer Control Register

SFR Page	= 0~F & I	Р					
SFR Addres	s = 0xE1				POR = XX	X0-XXXX (0	000-0111)
7	6	5	4	3	2	1	0
WREN	NSW	ENW	CLRW	WIDL	PS2	PS1	PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: WREN, WDT Reset Enable. The initial value can be changed by hardware option, WRENO.

0: The overflow of WDT does not set the WDT reset. The WDT overflow flag, WDTF, may be polled by software or trigger an interrupt.

1: The overflow of WDT will cause a system reset. Once WREN has been set, it can not be cleared by software in page 0~F. In page P, software can modify it to "0" or "1".

Bit 6: NSW. Non-Stopped WDT. The initial value can be changed by hardware option, NSWDT.

0: WDT stop counting while the MCU is in power-down mode.

1: WDT always keeps counting while the MCU is in power-down mode (Watch Mode) or idle mode. Once NSW has been set, it can not be cleared by software in page 0~F. In page P, software can modify it to "0" or "1".

Bit 5: ENW. Enable WDT.

0: Disable WDT running. This bit is only cleared by POR.

1: Enable WDT while it is set. Once ENW has been set, it can not be cleared by software in page 0~F. In Page P, software can modify it as "0" or "1".

Bit 4: CLRW. WDT clear bit.

0: Writing "0" to this bit is no operation in WDT.

1: Writing "1" to this bit will clear the 8-bit WDT counter to 00H. Note this bit has no need to be cleared by writing "0".Clear WDT to recount while it is set.

Bit 3: WIDL. WDT idle control.

0: WDT stops counting while the MCU is in idle mode.

1: WDT keeps counting while the MCU is in idle mode.

Bit 2~0: PS2 ~ PS0, select prescaler output for WDT time base input.

When WDTFS (CKCON3.4) = 0, WDT clock source= ILRCO or SYSCLK/12

PS	PS[2:0] Prescaler Value		WDT Period	WDT Period						
			(WDT clock = ILRCO)	(WDT clock = SYSCLK/12)						
				(SYSCLK = IHRCO, 12MHz)						
0	0 0	2	16 ms	0.512 ms						
0	01	4	32 ms	1.024 ms						
0	10	8	64 ms	2.048 ms						
0	1 1	16	128 ms	4.096 ms						
1	0 0	32	256 ms	8.192 ms						
1	0 1	64	512 ms	16.384 ms						
1	1 0	128	1024 ms	32.768 ms						
1	1 1	256	2048 ms	65.536 ms						

When WDTFS (CKCON3.4) = 1, WDT clock source= ILRCO

•••											
	PS[2:0]	Prescaler Value	WDT Period								
			(clock source = ILRCO)								
	0 0 0	2	0.125 ms	245 us= 125+120							
	0 0 1	4	0.25 ms	370 us= 250+120							
	0 1 0	8	0.5 ms	620 us= 500+120							
	0 1 1	16	1 ms	1.12 ms= 1ms+120							
	1 0 0	32	2 ms	2.12 ms= 2ms+120							
	1 0 1	64	4 ms	4.12 ms= 4ms +120							
	1 1 0	128	8 ms	8.12 ms= 8ms +120							
	1 1 1	256	16 ms	16.12ms= 16ms+120							

CKCON3: Clock Control Register 3

	SFR Page	= P only						
SFR Address = 0x41 RESET = 0000-0010								
	7	6	5	4	3	2	1	0
	WDTCS1	WDTCS0	FWKP	WDTFS	MCKD1	MCKD0	MCDS1	MCDS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: WDTCS1~0, WDT Clock Source selection [1:0].

WDTCS1~0	WDT Clock Source
00	ILRCO
01	XTAL2/ECKI (P6.0)
10	SYSCLK/12
11	S0TOF

Bit 4: WDTFS. WDT overflow source selection.

0: Select WDT bit-7 overflow as WDT event source.

1: Select WDT bit-0 overflow as WDT event source.

PCON1: Power Control Register 1

SFR Page = $0 \sim F \& P$

SFR Address	s = 0x97		POR = 0000-0000				
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when WDT overflows. Writing "1" on this bit will clear WDTF.

SFIE: System Flag Interrupt Enable Register

SFR Page = 0~F

SFR Addres	s = 0x8E	POR = 0110-0000					
7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: WDTFIE, Enable WDTF (PCON1.0) Interrupt.

0: Disable WDTF interrupt.

1: Enable WDTF interrupt.

10.5. WDT Hardware Option

In addition to being initialized by software, the WDTCR register can also be automatically initialized at power-up by the hardware options WRENO, NSWDT, HWENW, HWWIDL and HWPS[2:0], which should be programmed by a universal Writer or Programmer, as described below.

If HWENW is programmed to "enabled", then hardware will automatically do the following initialization for the WDTCR register at power-up: (1) set ENW bit, (2) load WRENO into WREN bit, (3) load NSWDT into NSW bit, (4) load HWWIDL into WIDL bit, and (5) load HWPS[2:0] into PS[2:0] bits.

If both of HWENW and WDSFWP are programmed to "enabled", hardware still initializes the WDTCR register content by WDT hardware option at power-up. Then, any CPU writing on WDTCR bits will be inhibited except writing "1" on WDTCR.4 (CLRW), clear WDT, even though access through Page-P SFR mechanism.

WRENO:

- ☑: Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- □: Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

NSWDT: Non-Stopped WDT

- ☑: Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- □: Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

HWENW: Hardware loaded for "ENW" of WDTCR.

- ☑: Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- □: Disabled. WDT is not enabled automatically after power-on.

HWWIDL, HWPS2, HWPS1, HWPS0:

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

WDSFWP:

- ☑: Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- □: Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

11. Real-Time-Clock (RTC)/System-Timer

The MGEQ1C064 has a simple Real-Time clock that allows a user to continue running an accurate timer while the rest of the device is powered-down. The Real-Time clock can be a wake-up or an interrupt source. The Real-Time clock is a maximum 21-bit up counter comprised of a 0~15-bit prescaler and a 6-bit loadable up counter. When it overflows, the 6-bit counter will be reloaded again and the RTCF flag will be set. The clock source for this prescaler has 6 selections, and needs to set RCSS[2:0] to select one of source before enable RTC. Figure 11–1 shows the RTC structure in MGEQ1C064.

To input 32.768 KHz crystal for the RTC module input will provide a programmable overflow period for 0.5S to 64S. The counter also provides a timer function with the clock derived from SYSCLK for a system timer function. The maximum overflow period for the system timer function is SYSCLK/2^21. The ILRCO provides the internal clock source for RTC module. The WDTPS and WDTOF come from WDT prescaler and WDT overflow to provide the extended prescaler source for more long wake-up time requirement. The RTC clock source must be configured before RTCE enabled.

If the XTAL oscillator is used as the system clock, then the RTC still uses P6.0 input as its clock source. RTCO enables the RTC overflow output on port pin. Only power-on reset will reset the Real-Time clock and its associated SFRs to the default state.




Figure 11–1. Real-Time-Clock Counter

11.1. RTC Register

RTCCR: Real-Time-Clock Control Register

SFR Page	= 0~7 &	Р					
SFR Address = 0xBE/0x54 POR = 0011-1111							
7	6	5	4	3	2	1	0
RTCE	RTCO	RTCRL.5	RTCRL.4	RTCRL.3	RTCRL.2	RTCRL.1	RTCRL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: RTCE, RTC Enable.

0: Stop RTC Counter, RTCCT.

1: Enable RTC Counter and set RTCF when RTCCT overflows. When RTCE is set, CPU can not access RTCTM. RTCTM must be accessed in RTCE cleared.

Bit 6: RTCO, RTC Output enabled. The frequency of RTCKO is (RTC overflow rate)/2.

0: Disable the RTCKO output.

1: Enable the RTCKO output on P4.5.

Bit 5~0: RTCRL[5:0], RTC counter reload value register. This register is accessed by CPU and the content in the register is reloaded to RTCCT when RTCCT overflows.

RTCTM: Real-Time-Clock Timer Register

SFR Page	= 0~F &	P					
SFR Address	s = 0xB6/0	x55			POR = 01	11-1111	
7	6	5	4	3	2	1	0
RTCCS.1	RTCCS.0	RTCCT.5	RTCCT.4	RTCCT.3	RTCCT.2	RTCCT.1	RTCCT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: RTCCS.1~0, RTC Clock Selection. Default is "01".

Π	RTCCS.3~0	Clock Source	RTC Interrupt Duration	Min. Step
ŀ	11003.3~0	CIUCK SOULCE		win. Step
	0000	RTCPS[14] (/2^15)	1S ~ 64S	1S
	0000		when P6.0 = 32768Hz	.0
	0.0.0.1		0.5S ~ 32S	0.5S
	0001	RTCPS[13] (/2^14)	when P6.0 = 32768Hz	(default)
ľ			0.25S ~ 16S	, , , , , , , , , , , , , , , ,
	0010	RTCPS[13] (/2^13)	when P6.0 = 32768Hz	0.25S
ŀ				
	1010	RTCPS[4] (/2^5)	976us ~ 62.46ms	976 us
	1010		when P6.0 = 32768Hz	570 43
	4044		488us ~ 31.2ms	
	1011	RTCPS[3] (/2^4)	when P6.0 = 32768Hz	488 us
ľ			244us ~ 15.6ms	
	1100	RTCPS[2] (/2^3)	when P6.0 = 32768Hz	244 us
ŀ				
	1101	RTCPS[1] (/2^2)	122us ~ 7.8ms	122 us
			when P6.0 = 32768Hz	
	1110		61us ~ 3.9ms	61 110
	1110	RTCPS[0] (/2^1)	when P6.0 = 32768Hz	61 us
ľ			30.5us ~ 1.952ms	
	1111	RTCPSI (/2^0)	when P6.0 = 32768Hz	30.5 us
l			when $10.0 = 5270012$	

Bit 5~0: RTCCT[5:0], RTC counter register. It is a counter for RTC function or System Timer function by different clock source selection on RTCCS[1:0]. When the counter overflows, it sets the RTCF flag which shares the system flag interrupt when RTCFIE is enabled. The maximum RTC overflow period is 64 seconds.

CKCON4: Clock Control Register 4

SFR Page	= P only						
SFR Address	= 0x42				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCSS2	RCSS1	RCSS0	RPSC2	RPSC1	RPSC0	RTCCS3	RTCCS2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~5: RTC Clock Source selection [2:0]

RCSS2, RCSS1, RCSS0	RTC Clock Selection
0 0 0	XTAL2/ECKI (P6.0)
0 0 1	ILRCO
0 1 0	WDTPS
0 1 1	WDTOF
1 0 0	SYSCLK
1 0 1	SYSCLK / 12
1 1 0	Reserved
1 1 1	Reserved

PCON1: Power Control Register 1

SFR Page	= 0~F & I								
SFR Addres	s = 0x97	= 0x97 POR = 0000-0000							
7	6	5	4	3	2	1	0		
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

SFIE: System Flag Interrupt Enable Register

SFR Page	= 0~F	
	00	

SFR Addres	s = 0x8E	POR = 0110-0000					
7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

0: Disable RTCF interrupt.

1: Enable RTCF interrupt. If enabled, RTCF will wake up CPU in Idle mode or power-down mode.

12. System Reset


During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector, 0000H, or ISP start address by OR setting. The **MGEQ1C064** has **8** sources of reset: power-on reset, external reset, software reset, illegal address reset, brown-out reset 0, brown-out reset 1, WDT reset and Missing-Clock-Detection reset. Figure 12–1 shows the system reset source in **MGEQ1C064**.

The following sections describe the reset happened source and corresponding control registers and indicating flags.

12.1. Reset Source

Figure 12–1 presents the reset systems in the MGEQ1C064 and all of its reset sources.





12.2. Power-On Reset

Power-on reset (POR) is used to internally reset the CPU during power-up. The CPU will keep in reset state and will not start to work until the VDD power rises above the voltage of Power-On Reset. And, the reset state is activated again whenever the VDD power falls below the POR voltage. During a power cycle, VDD must fall below the POR voltage before power is reapplied in order to ensure a power-on reset

PCON0: Power Control Register 0

SFR Page	= 0~F & I	Ρ	POR = 0001-0000					
SFR Addres	s = 0x87		RESET = 000X-0000					
7	6	5	4	3	2	1	0	
SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 4: POF0, Power-On Flag 0.

0: The flag must be cleared by software to recognize next reset type.

1: Set by hardware when VDD rises from 0 to its nominal voltage. POF0 can also be set by software.

The Power-on Flag, POF0, is set to "1" by hardware during power up or when VDD power drops below the POR voltage. It can be clear by firmware and is not affected by any warm reset such as external reset, Brown-Out reset, software reset (ISPCR.5) and WDT reset. It helps users to check if the running of the CPU begins from power up or not. Note that the POF0 must be cleared by firmware.

12.3. External Reset

A reset is accomplished by holding the RESET pin HIGH for at least 24 oscillator periods while the oscillator is running. To ensure a reliable power-up reset, the hardware reset from RST pin is necessary.

PCON1: Power Control Register 1

SFR Page	= 0~F & P
	~ ~ -

SFR Addres	s = 0x97		POR = 0000-0000					
7	6	5	4	3	2	1	0	
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware if an External Reset occurs. Writing "1" on this bit will clear EXRF.

12.4. Software Reset

Software can trigger the CPU to restart by software reset, writing "1" on SRST(ISPCR.5), and set the SWRF flag (PCON1.7). SWBS decides the CPU is boot from ISP or AP region after the reset action

ISPCR: ISP Control Register

SFR Page	= 0~F						
SFR Address	s = 0xE7				POR = 00	00-XXXX	
7	6	5	4	3	2	1	0
ISPEN	SWBS	SRST	CFAIL				
R/W	R/W	R/W	R/W	W	W	W	W

Bit 6: SWBS, software boot selection control.

0: Boot from AP-memory after reset.

1: Boot from ISP memory after reset.

Bit 5: SRST, software reset trigger control.

0: Write "0" is no operation

1: Write "1" to generate software system reset. It will be cleared by hardware automatically.

PCON1: Power Control Register 1

SFR Page	= 0~F & I	= 0~F & P									
SFR Address = 0x97 POR = 0000-0000											
7	6	5	4	3	2	1	0				
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware if a Software Reset occurs. Writing "1" on this bit will clear SWRF.

12.5. Brown-Out Reset

In MGEQ1C064, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. BOD0 services the fixed detection level at VDD=1.7V. BOD1 detects the VDD level by software selecting 4.2V, 3.7V, 2.4V or 2.0V. If VDD power drops below BOD0 or BOD1 monitor level. Associated flag, BOF0 and BOF1, is set. If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred. If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

PCON1: Power Control Register 1

SFR Page	= 0~F & I	= 0~F & P									
SFR Addres	SFR Address = 0x97 POR = 0000-0000										
7	6	5	4	3	2	1	0				
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Bit 2: BOF1, BOF1 (Reset) Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when VDD meets BOD1 monitored level. Writing "1" on this bit will clear BOF1. If BO1RE (PCON2.3) is enabled, BOF1 indicates a BOD1 Reset occurred.

Bit 1: BOF0, BOF0 (Reset) Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when VDD meets BOD0 monitored level. Writing "1" on this bit will clear BOF0. If BO0RE (PCON2.1) is enabled, BOF0 indicates a BOD0 Reset occurred.

12.6. WDT Reset

When WDT is enabled to start the counter, WDTF will be set by WDT overflow. If WREN (WDTCR.7) is enabled, the WDT overflow will trigger a system reset that causes CPU to restart. Software can read the WDTF to recognize the WDT reset occurred.

PCON1: Power Control Register 1

SFR Page	= 0~F & P										
SFR Address = 0x97 POR = 0000-0000											
7	6	5	4	3	2	1	0				
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Bit 0: WDTF, WDT Overflow/Reset Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when WDT overflows. Writing "1" on this bit will clear WDTF. If WREN (WDTCR.7) is set, WDTF indicates a WDT Reset occurred.

12.7. MCD Reset

When XTAL is selected to MCU clock source by software, MCDF will be set and trigger a system reset by XTAL input signal lost. After MCD triggered system reset, the MCU clock source will be switched to IHRCO. By default, the MCD event will trigger a system reset. If user won't apply this function, clear MCDRE to disable the reset function.

PCON1: Power Control Register 1

	SFR Page	= 0~F & I	= 0~F & P									
SFR Address = 0x97 POR = 0000-0000												
	7	6	5	4	3	2	1	0				
	SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF				
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

SFIE: System Flag Interrupt Enable Register

SFR Page SFR Address	= 0~F s = 0x8E				POR = 01	10-000	
SFR Address = 0x8E POR = 0110-0000 7 6 5 4 3 2 1 0							
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: Enable MCD module and enable MCDF interrupt.

12.8. Illegal Address Reset

In MGEQ1C064, if software program runs to illegal address such as over program ROM limitation, it triggers a RESET to CPU.

12.9. Stack Pointer Warning Reset

SPHB: Stack Pointer High Boundary

SFR Page = P Only

SFR Address	s = 0x53	RESET = 1111-1111							
7	6	5	4	3	2	1	0		
1	1	1	1	SPHB.3	SPHB.2	SPHB.1	SPHB.0		
R	R	R	R	R/W	R/W	R/W	R/W		

SPHB, it is used for the detection boundary of Stack Pointer warning. If SPHB == 1111-1111, SPWF will be set when SP \geq 1111-1111. If SPHB == 1111-0000, SPWF will be set when SP \geq 1111-0000.

PCON1: Power Control Register 1

	SINFaye	- 0~i a i						
SFR Address = 0x97 POR = 0000-0000								
	7	6	5	4	3	2	1	0
	SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: SPWF, SP Warning Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when SP ≥ SPHB. Writing "1" on this bit will clear SPWF when SP < SPHB.

13. Power Management


The **MGEQ1C064** supports two power monitor modules, Brown-Out Detector 0 (BOD0) and Brown-Out Detector 1 (BOD1), and 7 power-reducing modes: Idle mode, Power-down mode, Slow mode, Sub-Clock mode, RTC mode, Watch mode and Monitor mode.

BOD0 and BOD1 report the chip power status on the flags, BOF0 and BOF1, which provide the capability to interrupt CPU or to reset CPU by software configured. The seven power-reducing modes provide the different power-saving scheme for chip application. These modes are accessed through the CKCON0, CKCON2, CKCON3, CKCON4, CKCON5, PCON0, PCON1, PCON2, PCON3, RTCCR and WDTCR register.

13.1. Brown-Out Detector

In MGEQ1C064, there are two Brown-Out Detectors (BOD0 & BOD1) to monitor VDD power. Figure 13–1 shows the functional diagram of BOD0 and BOD1. BOD0 services the fixed detection level at VDD=1.7V and BOD1 detects VDD and compare with the software selected levels (4.2V/3.7V/2.4V/2.0V). Associated flag, BOF0 (PCON1.1), is set when BOD0 meets the detection level. If both of ESF (EIE1.3) and BOF0IE (SFIE.1) are enabled, a set BOF0 will generate a system flag interrupt. It can interrupt CPU either CPU in normal mode or idle mode. The BOD1 has the same flag function, BOF1, and same interrupt function. The BOD1 interrupt also wakes up CPU in power down mode if AWBOD1 (PCON2.7) is enabled.

If BOORE (PCON2.1) is enabled, the BOD0 event will trigger a system reset and set BOF0 to indicate a BOD0 Reset occurred. The BOD0 reset restart the CPU either CPU in normal mode or idle mode. BOD1 also has the same reset capability with associated control bit, BO1RE (PCON2.3). The BOD1 reset also restart CPU in power down mode if AWBOD1 (PCON2.7) is enabled in BOD1 reset operation.



To reduce power consumption, software may clear EBOD1 (PCON2.2) to disable BOD1 if the BOD1 is not applied in user application.

13.2. Power Saving Mode

13.2.1. Slow Mode

The alternative to save the operating power is to slow the MCU's operating speed by programming SCKS2~SCKS0 bits (in CKCON0 register, see Section "9 System Clock") to a non-0/0/0 value. The user should examine which program segments are suitable for lower operating speed. In principle, the lower operating speed should not affect the system's normal function. Then, restore its normal speed in the other program segments.

13.2.2. Sub-Clock Mode

The alternative to slow down the MCU's operating speed by programming OSCS1~0 can select the ILRCO for system clock. The 32KHz ILRCO provides the MCU to operates in an ultra-low speed and low power operation. Additional programming SCKS2~SCKS0 bits (in CKCON0 register, see Section "9 System Clock"), the user could put the MCU speed down to 250Hz slowest.

13.2.3. RTC Mode

The **MGEQ1C064** has a simple RTC module that allows a user to continue running an accurate timer while the rest of the device is powered-down. In RTC mode, the RTC module behaves a "Clock" function and can be a wake-up source from chip power down by RTC overflow rate. Please refer Section "11 Real-Time-Clock (RTC)/System-Timer" for more detail information.

13.2.4. Watch Mode

If Watch-Dog-Timer is enabled and NSW is set, Watch-Dog-Timer will keep running in power down mode to support an auto-wakeup function, which named Watch Mode in **MGEQ1C064**. When WDT overflows, set WDTF and wakeup CPU from interrupt or system reset by software configured. The maximum wakeup period is about 2 seconds that is defined by WDT pre-scaler. Please refer Section "10 Watch Dog Timer (WDT)" and Section "15 Interrupt" for more detail information.

13.2.5. Monitor Mode

If AWBOD1 (PCON2.3) is set, BOD1 will keep VDD monitor in power down mode. It is the Monitor Mode in **MGEQ1C064**. When BOD1 meets the detection level, set BOF1 and wakeup CPU from interrupt or system reset by software configured. Please refer Section "13.1 Brown-Out Detector" and Section "15 Interrupt" for more detail information.

13.2.6. Idle Mode

Setting the IDL bit in PCON enters idle mode. Idle mode halts the internal CPU clock. The CPU state is preserved in its entirety, including the RAM, stack pointer, program counter, program status word, and accumulator. The Port pins hold the logical states they had at the time that Idle was activated. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, DMA, SPI, KBI, ADC, AC0, AC1, AC2, S0~S3, TWI0/I2C0, TWI1/I2C1, RTC, MCD, BOD0 and BOD1 will continue to function during Idle mode. PCA Timer and WDT are conditional enabled during Idle mode to wake up CPU. Any enabled interrupt source or reset may terminate Idle mode. When exiting Idle mode with an interrupt, the interrupt will immediately be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

The ADC or analog comparator input channels must be set to "*Analog Input Only*" when MCU is in idle mode or power-down mode to reduce power consumption.

13.2.7. Power-down Mode

Setting the PD bit in PCON0 enters Power-down mode. Power-down mode stops the oscillator and powers down the Flash memory in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-down. During Power-down the power supply voltage may be reduced to the RAM keep-alive voltage. The RAM contents will be retained; however, the SFR contents are not guaranteed once VDD has been reduced. Power-down may be excited by external reset, enabled external interrupts, enabled KBI, enabled RTC (RTC mode), enabled BOD1 (monitor mode) or enabled Non-Stop WDT (watch mode).

The user should not attempt to enter (or re-enter) the power-down mode for a minimum of 4 µs until after one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode. To ensure minimum power consumption in power down mode, software must confirm all I/O not in floating state.

Figure 13-2 shows the wakeup mechanism of power-down mode in MGEQ1C064.




Figure 13–2. Wakeup structure of Power Down mode

13.2.8. Interrupt Recovery from Power-down

Four external interrupts may be configured to terminate Power-down mode. External interrupts nINT0, nINT1, nINT2 and nINT3 may be used to exit Power-down. To wake up by external interrupt nINT0, nINT1, nINT2 or nINT3, the interrupt must be enabled and configured for level-sensitive operation. If the enabled external interrupts are configured to edge-sensitive operation (Falling or Rising), they will be **forced** to level-sensitive operation (Low level or High level) by hardware in power-down mode.

When terminating Power-down by an interrupt, the wake up period is internally timed. At the falling edge on the interrupt pin, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate and the CPU will not resume execution until after the timer has reached internal counter full. After the timeout period, the interrupt service routine will begin. To prevent the interrupt from re-triggering, the ISR should disable the interrupt before returning. The interrupt pin should be held low until the device has timed out and begun executing.

13.2.9. Reset Recovery from Power-down

Wakeup from Power-down through an external reset is similar to the interrupt. At the rising edge of RST, Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. The RST pin must be held high for longer than the timeout period to ensure that the device is reset properly. The device will begin executing once RST is brought low.

It should be noted that when idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

13.2.10. KBI wakeup Recovery from Power-down

The Keypad Interrupt of **MGEQ1C064**, KBI.7~0 have wakeup CPU capability that are enabled by the control registers in KBI module. OR software can configure the KBI inputs on different port pins. Please refer Section "34 Auxiliary SFRs" for more detailed AUXR6 information.

Wakeup from Power-down through an enabled wakeup KBI is same to the interrupt. At the matched condition of enabled KBI pattern and enabled KBI interrupt (EIE1.5, EKB), Power-down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will not be allowed to propagate to the CPU until after the timer has reached internal counter full. After the timeout period, CPU will meet a KBI interrupt and execute the interrupt service routine.

13.3. Power Control Register

PCON0: Power Control Register 0

SFR Page	6									
SFR Address = 0x87 RESET = 000X-0000										
7	6	5	4	3	2	1	0			
SMOD1	SMOD0	GF	POF0	GF1	GF0	PD	IDL			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Bit 4: POF0, Power-On Flag 0.

0: This bit must be cleared by software writing one to it.

1: This bit is set by hardware if a Power-On Reset occurs.

Bit 1: PD. Power-Down control bit.

0: This bit could be cleared by CPU or any exited power-down event.

1: Setting this bit activates power down operation.

Bit 0: IDL, Idle mode control bit.

0: This bit could be cleared by CPU or any exited Idle mode event.

1: Setting this bit activates idle mode operation.

PCON1: Power Control Register 1

SFR Page	= 0~F & I	Ρ						
SFR Address = 0x97 POR = 0000-0000								
7	6	5	4	3	2	1	0	
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation. 1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

Bit 3: SPWF, SP Warning Flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when SP \geq SPHB. Writing "1" on this bit will clear SPWF when SP < SPHB.

Bit 2: BOF1, Brown-Out Detection flag 1.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (1.7V).

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a WDT overflow occurs.

PCON2: Power Control Register 2

SFR Page	= P Only							
SFR Address	= 0x44		POR = 0000-0101					
7	6	5	4	3	2	1	0	
AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write "0" on this bit when PCON2 is written.

Bit 5~4: BO1S[1:0]. Brown-Out detector 1 monitored level Selection.

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

Bit 3: BO1RE, BOD1 Reset Enabled.

0: Disable BOD1 to trigger a system reset when BOF1 is set.

1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

0: Disable BOD1 to slow down the chip power consumption.

1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BOORE, BOD0 Reset Enabled.

0: Disable BOD0 to trigger a system reset when BOF0 is set.

1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 1.7V).

Bit 0: Reserved. Software must write "1" on this bit when PCON2 is written.

PCON3: Power Control Register 3

SFR Fage	= P O I I I y s = 0x45								
7	6	5	4	3	2	1	0		
IVREN	0	0	SPWRE	0	0	0	0		
R/W	W	w	R/W	w	W	W	w		

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (1.4V).

1: Enable on-chip IVR (1.4V).

Bit 6~5: Reserved. Software must write "0" on these bits when PCON3 is written.

Bit 3~0: Reserved. Software must write "0" on these bits when PCON3 is written.

14. Configurable I/O Ports (GPIO)

The **MGEQ1C064** has following I/O ports: P0.0~P0.7, P1.0~P1.7, P2.0~P2.7, P3.0~P3.7, P4.0~P4.7 and P6.0~P6.7. If enable external crystal oscillator as system clock or RTC input, Port 6.0 and Port 6.1 are configured to XTAL2 and XTAL1. If disable external reset function, P4.7 function is valid. The exact number of I/O pins available depends upon the package types. See Table 14–1.

Table 14–1. Number of I/O Pins Available

Package Type	I/O Pins	Number of I/O ports
48-pin	P0.0~P0.7, P1.0~P1.7, P2.0~P2.7, P3.0~P3.7, P4.0~P4.6, P4.7(RST), P6.0(ECKI/XTAL2), P6.1(XTAL1), P6.2~P6.3	44 or 43 (RST selected) or 42 (RST & ECKI selected) or 41 (RST & XTAL selected)

14.1. IO Structure

The I/O operating modes are distinguished two groups in **MGEQ1C064**. The first group is only for Port 3 to support four configurations on I/O operating. These are: quasi-bidirectional (standard 8051 I/O port), push-pull output, input-only (high-impedance input) and open-drain output. The Port 3 default setting is quasi-bidirectional mode with weakly pull-up resistance.

All other general port pins belong to the second group. They can be programmed to four operating modes, which include analog input only, open-drain output with pull-up resistor, open-drain output and push-pull output. The default setting of this group I/O is analog input only, which means the port pin in high impedance state.

Following sections describe the configuration of the all types I/O mode.

14.1.1. Port 3 Quasi-Bidirectional IO Structure

Port 3 pins in quasi-bidirectional mode are similar to the standard 8051 port pins. A quasi-bidirectional port can be used as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin outputs low, it is driven strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port register for the pin contains a logic "1". This very weak pull-up sources a very small current that will pull the pin high if it is left floating. A second pull-up, called the "weak" pull-up, is turned on when the port register for the pin contains a logic "1" and the pin itself is also at a logic "1" level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by the external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to over-power the weak pull-up and pull the port pin below its input threshold voltage. The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port register changes from a logic "0" to a logic "1". When this occurs, the strong pull-up turns on for one CPU clocks, quickly pulling the port pin high.

The quasi-bidirectional port configuration is shown in Figure 14–1.






Figure 14–1. Port 3 Quasi-Bidirectional I/O

14.1.2. Port 3 Push-Pull Output Structure

The push-pull output configuration on Port 3 has the same pull-down structure as both the open-drain and the quasibidirectional output modes, but provides a continuous strong pull-up when the port register contains a logic "1". The push-pull mode may be used when more source current is needed from a port output. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The push-pull port configuration is shown in Figure 14–2.






14.1.3. Port 3 Input-Only (High Impedance Input) Structure

The input-only configuration on Port 3 is an input without any pull-up resistors on the pin, as shown in Figure 14–3.


Figure 14-3. Port 3 Input-Only



14.1.4. Port 3 Open-Drain Output Structure

The open-drain output configuration on Port 3 turns off all pull-ups and only drives the pull-down transistor of the port pin when the port register contains a logic "0". To use this configuration in application, a port pin must have an external pull-up, typically a resistor tied to VDD. The pull-down for this mode is the same as for the quasi-bidirectional mode. In addition, the input path of the port pin in this configuration is also the same as quasi-bidirectional mode.

The open-drain port configuration is shown in Figure 14-4.




14.1.5. General Analog Input Only Structure

The analog-input-only configuration on general port pins is the default setting. For ADC or Analog Comparator input application, user may keep the port setting in this configuration. If apply the port pin to digital function, user must program the port pin to associated configuration.

The analog-input-only port configuration is shown in Figure 14–5.

Figure 14–5. General Analog-Input-Only




14.1.6. General Open-Drain Output with Pull-up Resistor Structure

The open-drain output with pull-up resistor configuration on general port pins enables the on-chip pull-up resistor in open-drain output mode.

The open-drain output with pull-up resistor port configuration is shown in Figure 14–6.

Figure 14-6. General Open-Drain output with pull-up resistor




14.1.7. General Open-Drain Output Structure

The open-drain output configuration on general port pins is the same function as port 3 open-drain output mode.

The general open-drain port configuration is shown in Figure 14-7.

Figure 14–7. General Open-Drain Output




14.1.8. General Port Digital Input Configured

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic "1" to the associated bit in the Port Data register. For example, P1.0 is configured as a digital input by setting P1M0.0 to a logic 0, P1M1.0 to a logic 0 and P1.0 to a logic 1.

14.1.9. General Push-Pull Output Structure

The push-pull output configuration on general port pins has the same function with port 3 push-pull output mode. The push-pull port configuration is shown in Figure 14–8.

Figure 14–8. General Push-Pull Output



14.1.10. Port Pin Output Driving Strength Selection

The I/O of the **MGEQ1C064** has two driving strength can be selected for different kinds of the application to match the output impedance. Please reference 14.2.9 Port Output Driving Strength Control Register.

14.1.11. Port Pin Output Fast Driving Selection

The I/O of the **MGEQ1C064** has two driving speed can be selected for different kinds of the I/O frequency. Please reference 14.2.10 Port Output Fast Driving Control Register.

14.2. I/O Port Register

All I/O port pins on the **MGEQ1C064** may be individually and independently configured by software to select its operating modes. Port 3 has four operating modes, as shown in Table 14–2. Two mode registers select the output type for each port 3 pin. Only Port 3 supports quasi-bidirectional mode and setting them to quasi-bidirectional mode after system reset.

P3M0.y	P3M1.y	Port Mode
0	0	Quasi-Bidirectional (default)
0	1	Push-Pull Output
1	0	Input Only (High Impedance Input)
1	1	Open-Drain Output

Where y=0~7 (port pin). The registers P3M0 and P3M1 are listed in each port description.

Other general port pins also support four operating modes, as shown in Table 14–3. Two mode registers select the I/O type for each port pin and setting to analog-input-only on these port pins after system reset.

Table 14–3. General Port Configuration Settings

PxM0.y	PxM1.y	Port Mode
0	1	Analog Input Only (default)
1	1	Open-Drain with Pull-up resistor
0	0	Open-Drain Output / General Digital Input (Port Pin set to "1")
1	0	Push-Pull Output

Where x= 0, 1, 2, 4, 5, 6, 7 (port number), and y=0~7 (port pin). The registers PxM0 and PxM1 are listed in each port description

14.2.1. Port 0 Register

P0: Port 0 Register

SFR Page	= 0~F							
SFR Address	= 0x80	RESET = 1111-1111						
7	6	5	4	3	2	1	0	
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: Port 0 output data latch could be only set/cleared by CPU.

P0M0: Port 0 Mode Register 0

SFR Page	= 0 only								
SFR Address	s = 0x93	RESET = 0000-0000							
7	6	5	4	3	2	1	0		
P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

POM1: Port 0 Mode Register 1

SFR Page = 4 only SFR Address = 0x92 RESET = 1111-1111								
7	6	5	4	3	2	1	0	
P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

14.2.2. Port 1 Register

P1: Port 1 Register

SFR Page	= 0~F							
SFR Address	s = 0x90	RESET = 1111-1111						
7	6	5	4	3	2	1	0	
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: Port 1 output data latch could be only set/cleared by CPU.

P1M0: Port 1 Mode Register 0

SFR Page	= 0~F							
SFR Addres	s = 0x91	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

P1M1: Port 1 Mode Register 1

SFR Page = 0 only SFR Address = 0x92 RESET = 1111-1111									
7	6	5	4	3	2	1	0		
P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

14.2.3. Port 2 Register

P2: Port 2 Register

SFR Page	= 0~F							
SFR Address	$= 0 \times A 0$	RESET = 1111-1111						
7	6	5	4	3	2	1	0	
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: Port 2 output data latch could be only set/cleared by CPU.

P2M0: Port 2 Mode Register 0

SFR	Page	= 0 only		
SFR	Addres	s = 0x95		
	7	6	5	4

7	6	5	4	3	2	1	0
P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0
R/W							

RESET = 0000-0000

P2M1: Port 2 Mode Register 1

SFR Page	= 1 only								
SFR Address = 0x92 RESET = 1111-1111									
7	6	5	4	3	2	1	0		
P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

14.2.4. Port 3 Register

P3: Port 3 Register

SFR Page	= 0~F							
SFR Address = 0xB0 RESET = 1111-1111								
7	6	5	4	3	2	1	0	
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: Port 3 output data latch could be only set/cleared by CPU.

P3M0: Port 3 Mode Register 0

SFR Page	= 0~F						
SFR Address = 0xB1 RESET = 0000-0000							
7	6	5	4	3	2	1	0
P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3M1: Port 3 Mode Register 1

SFR Page	= 0~F						
SFR Addres	s = 0xB2				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.2.5. Port 4 Register

P4: Port 4 Register

SFR Page	= 0~F						
SFR Address	s = 0xE8				RESET =	1111-1111	
7	6	5	4	3	2	1	0
P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: Port 4 output data latch could be set/cleared by CPU.

P4.5 and P4.4 have the alternated function for OCD_SDA and OCD_SCL.

P4.7 has the alternated function for RST input.

P4M0: Port 4 Mode Register 0

SFR Page SFR Address	= 0 only s $= 0 \times B3$				DESET -	1011-0000	
SFR Address = 0xB3 RESET = 1011-0000							
7	6	5	4	3	2	1	0
P4M0.7	P4M0.6	P4M0.5	P4M0.4	P4M0.3	P4M0.2	P4M0.1	P4M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: When P4.7/RST use as port pin, it is not suggest to program it as Input to avoid MCU is locked in reset in bootup period when level high send into this pin.

P4M1: Port 4 Mode Register 1

3	SFR Page	= 2 only						
SFR Address = 0x92 RESET = 1111-1111								
	7	6	5	4	3	2	1	0
	P4M1.7	P4M1.6	P4M1.5	P4M1.4	P4M1.3	P4M1.2	P4M1.1	P4M1.0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: When P4.7/RST use as port pin, it is not suggest to program it as Input to avoid MCU is locked in reset in bootup period when level high send into this pin.

14.2.6. Port 5 Register (Not support in 48 pin package)

P5: Port 5 Register

SFR Page SFR Addres	= 0 only s = 0xF8				RESET =	1111-1111	
7	6	5	4	3	2	1	0
P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: Port 5 output data latch could be only set/cleared by CPU.

P5M0: Port 5 Mode Register 0

SFR Page	= 0 only							
SFR Address = 0xB5 RESET = 0000-0000								
7	6	5	4	3	2	1	0	
P5M0.7	P5M0.6	P5M0.5	P5M0.4	P5M0.3	P5M0.2	P5M0.1	P5M0.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

P5M1: Port 5 Mode Register 1

SFR Page SFR Address	= 5 only s = 0x92				RESET =	1111 1111	
SER Address	5 = 0.832	•	•	•	RESET =	1111-1111	
7	6	5	4	3	2	1	0
P5M1.7	P5M1.6	P5M1.5	P5M1.4	P5M1.3	P5M1.2	P5M1.1	P5M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.2.7. Port 6 Register

P6: Port 6 R	Register						
SFR Page	= 1 only						
SFR Address	s = 0xF8				RESET =	1111-1111	
7	6	5	4	3	2	1	
P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	F
R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~0: Port 6 output data latch could be only set/cleared by CPU.

0 P6.0 **R/W**

P6M0: Port 6 Mode Register 0

SFR Page	= 1 only						
SFR Address	s = 0xB5				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P6M0.7	P6M0.6	P6M0.5	P6M0.4	P6M0.3	P6M0.2	P6M0.1	P6M0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
P6M1: Port SFR Page	6 Mode Reg = 3 only	ister 1					

SFR Addres	s = 0x92				RESET =	1111-1111	
7	6	5	4	3	2	1	0
P6M1.7	P6M1.6	P6M1.5	P6M1.4	P6M1.3	P6M1.2	P6M1.1	P6M1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

14.2.8. Port 7 Register (Not support in 48 pin package)

P7: Port 7 Register

SFR Page	= 2 only						
SFR Address	= 0xF8				RESET =	1111-1111	
7	6	5	4	3	2	1	0
1	1	1	1	1	P7.2	P7.1	P7.0
W	W	W	W	W	R/W	R/W	R/W

Bit 7~0: Port 7 output data latch could be only set/cleared by CPU.

P7M0: Port 7 Mode Register 0

SFR Page	= 2 only						
SFR Address	s = 0xB5				RESET =	0000-0000	
7	6	5	4	3	2	1	0
0	0	0	0	0	P7M0.2	P7M0.1	P7M0.0
W	W	w	w	w	R/W	R/W	R/W

P7M1: Port 7 Mode Register 1

SFR Page SFR Address	= 6 only = 0x92				RESET =	1111-1111	
7	6	5	4	3	2	1	0
1	1	1	1	1	P7M1.2	P7M1.1	P7M1.0
W	W	W	W	W	R/W	R/W	R/W

14.2.9. Port Output Driving Strength Control Register

In **MGEQ1C064**, all port pins have two driving strength selection by software configured except P4.7, P6.1 and P6.0. Please refer to get the driving strength information on the port pins.

PDRVC0: Port Drive Control Register 0

SFR Page	= 2 only						
SFR Addres	s = 0xB4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P3DC1	P3DC0	P2DC1	P2DC0	P1DC1	P1DC0	P0DC1	P0DC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: P3DC1, Port 3 output driving strength control on high nibble.

0: Select the P3.7 ~ P3.4 output with high driving strength.

1: Select the P3.7 ~ P3.4 output with low driving strength.

Bit 6: P3DC0, Port 3 output driving strength control on low nibble.

0: Select the P3.3 ~ P3.0 output with high driving strength.

1: Select the P3.3 ~ P3.0 output with low driving strength.

Bit 5: P2DC1, Port 2 output driving strength control on high nibble.

0: Select the P2.7 ~ P2.4 output with high driving strength.

1: Select the P2.7 ~ P2.4 output with low driving strength.

Bit 4: P2DC0, Port 2 output driving strength control on low nibble.
0: Select the P2.3 ~ P2.0 output with high driving strength.
1: Select the P2.3 ~ P2.0 output with low driving strength.

Bit 3: P1DC1, Port 1 output driving strength control on high nibble.
0: Select the P1.7 ~ P1.4 output with high driving strength.
1: Select the P1.7 ~ P1.4 output with low driving strength.

Bit 2: P1DC0, Port 1 output driving strength control on low nibble.
0: Select the P1.3 ~ P1.0 output with high driving strength.
1: Select the P1.3 ~ P1.0 output with low driving strength.
Bit 1: P0DC1, Port 0 output driving strength control on high nibble.
0: Select the P0.7 ~ P0.4 output with high driving strength.
1: Select the P0.7 ~ P0.4 output with low driving strength.

Bit 0: P0DC0, Port 0 output driving strength control on low nibble.
0: Select the P0.3 ~ P0.0 output with high driving strength.
1: Select the P0.3 ~ P0.0 output with low driving strength.

PDRVC1: Port Drive Control Register 1

SFR Page	= 3 only						
SFR Address	s = 0xB4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
0	P7DC0	P6DC1	P6DC0	P5DC1	P5DC0	P4DC1	P4DC0
W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: Reserved. Software must write "0" on this bit when PDRVC1 is written.

Bit 6: P7DC0, Port 7 output driving strength control on low nibble.

- 0: Select the P7.2 ~ P7.0 output with high driving strength.
- 1: Select the P7.2 ~ P7.0 output with low driving strength.

Bit 5: P6DC1, Port 6 output driving strength control on high nibble.
0: Select the P6.7 ~ P6.4 output with high driving strength.
1: Select the P6.7 ~ P6.4 output with low driving strength.

Bit 4: P6DC0, Port 6 output driving strength control on low nibble. 0: Select the P6.3 ~ P6.2 output with high driving strength.

1: Select the P6.3 \sim P6.2 output with low driving strength.

Bit 3: P5DC1, Port 5 output driving strength control on high nibble.
0: Select the P5.7 ~ P5.4 output with high driving strength.
1: Select the P5.7 ~ P5.4 output with low driving strength.

Bit 2: P5DC0, Port 5 output driving strength control on low nibble.
0: Select the P5.3 ~ P5.0 output with high driving strength.
1: Select the P5.3 ~ P5.0 output with low driving strength.

Bit 1: P4DC1, Port 4 output driving strength control on high nibble.
0: Select the P4.6 ~ P4.4 output with high driving strength.
1: Select the P4.6 ~ P4.4 output with low driving strength.

Bit 0: P4DC0, Port 4 output driving strength control on low nibble.
0: Select the P4.3 ~ P4.0 output with high driving strength.
1: Select the P4.3 ~ P4.0 output with low driving strength.

14.2.10. Port Output Fast Driving Control Register

In **MGEQ1C064**, all port pins have two driving speed selection by software configured except P4.7/P6.1/P6.0. Please refer to get the driving strength information on the port pins.

P3FDC: Port 3 Fast Driving Control Register

SFR Page	= 7 only						
SFR Address = 0x92 RESET = 0000-0000							
7	6	5	4	3	2	1	0
P3FDC.7	P3FDC.6	P3FDC.5	P3FDC.4	P3FDC.3	P3FDC.2	P3FDC.1	P3FDC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7~0: Port 3 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P1FDC: Port 1 Fast Driving Control Register

,	SFR Page	= 8 only						
	SFR Address	s = 0x92				RESET =	0000-0000	
	7	6	5	4	3	2	1	0
	P1FDC.7	P1FDC.6	P1FDC.5	P1FDC.4	P1FDC.3	P1FDC.2	P1FDC.1	P1FDC.0
	R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7~0: Port 1 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P2FDC: Port 2 Fast Driving Control Register

SFR Page	= 9 only						
SFR Addre	ess = 0x92				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P2FDC.7	P2FDC.6	P2FDC.5	P2FDC.4	P2FDC.3	P2FDC.2	P2FDC.1	P2FDC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7~0: Port 2 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P4FDC: Port 4 Fast Driving Control Register

SFR P	age	= A only						
SFR A	ddress	= 0x92				RESET =	0000-0000	
7	7	6	5	4	3	2	1	0
0)	P4FDC.6	P4FDC.5	P4FDC.4	P4FDC.3	P4FDC.2	P4FDC.1	P4FDC.0
v	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: Reserved. Software must write "0" on this bit when P4FDC is written.

Bit 6~0: Port 4 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P0FDC: Port 0 Fast Driving Control Register

SFR Page	= B only	•	•				
SFR Address	s = 0x92				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P0FDC.7	P0FDC.6	P0FDC.5	P0FDC.4	P0FDC.3	P0FDC.2	P0FDC.1	P0FDC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: Port 0 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P6FDC: Port 6 Fast Driving Control Register

SFR Page SFR Addres	= C only s = 0x92	U	U		RESET =	0000-0000	
7	6	5	4	3	2	1	0
P6FDC.7	P6FDC.6	P6FDC.5	P6FDC.4	P6FDC.3	P6FDC.2	0	0
R/W	R/W	R/W	R/W	R/W	R/W	W	W

Bit 7~2: Port 6 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

Bit 1~0: Reserved. Software must write "0" on these bits when P6FDC is written.

P5FDC: Port 5 Fast Driving Control Register

SFR Page	= D only						
SFR Addres	s = 0x92				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P5FDC.7	P5FDC.6	P5FDC.5	P5FDC.4	P5FDC.3	P5FDC.2	P5FDC.1	P5FDC.0
R/W	R/W	R/W	R/W	R/W	R/W	RW	RW

Bit 7~0: Port 5 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

P7FDC: Port 7 Fast Driving Control Register

SFR Page SFR Address	= E only s = 0x92				RESET -	0000-0000	
SI IT Address					KLOLI =	0000-0000	
7	6	5	4	3	2	1	0
0	0	0	0	0	P7FDC.2	P7FDC.1	P7FDC.0
W	w	w	w	w	R/W	RW	RW

Bit 7~3: Reserved. Software must write "0" on these bits when P7FDC is written.

Bit 2~0: Port 7 output fast driving control could be only set/cleared by CPU.

0: Disable fast driving on port pin output.

1: Enable fast driving on port pin output.

15. Interrupt

The **MGEQ1C064** has **24** interrupt sources with a four-level interrupt structure. There are several SFRs associated with the four-level interrupt. They are the IE, IPOL, IPOH, EIE1, EIP1L, EIP1H, EIE2, EIP2L, EIP2H and XICON. The IPOH (Interrupt Priority 0 High), EIP1H (Extended Interrupt Priority 1 High) and EIP2H (Extended Interrupt Priority 2 High) registers make the four-level interrupt structure possible. The four-priority level interrupt structure allows great flexibility in handling these interrupt sources.

15.1. Interrupt Structure

Table 15–1 lists all the interrupt sources. The 'Request Bits' are the interrupt flags that will generate an interrupt if it is enabled by setting the 'Enable Bit'. Of course, the global enable bit EA (in IEO register) should have been set previously. The 'Request Bits' can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be cancelled in software. The 'Priority Bits' determine the priority level for each interrupt. The 'Priority within Level' is the polling sequence used to resolve simultaneous requests of the same priority level. The 'Vector Address' is the entry point of an interrupt service routine in the program memory.

Figure 15–1 shows the interrupt system. Each of these interrupts will be briefly described in the following sections.

No	Source Name	Enable Bit	Request Bits	Priority Bits	Polling Priority	Vector Address
#0	External Interrupt 0, nINT0	EX0	IE0	[PX0H, PX0L]	(Highest)	0003H
#1	Timer 0	ET0	TF0	[PT0H, PT0L]		000Bh
#2	External Interrupt 1, nINT1	EX1	IE1	[PX1H, PX1L]		0013H
#3	Timer 1	ET1	TF1	[PT1H, PT1L]		001BH
#4	Serial Port 0	ES0	RI0, TI0	[PS0H, PS0L]		0023H
#5	Timer 2	ET2	TF2, EXF2 (TF2L)	[PT2H, PT2L]		002Bh
#6	External Interrupt 2, nINT2	EX2	IE2	[PX2H, PX2L]		0033H
#7	SPI	ESPI	SPIF	[PSPIH, PSPIL]		003BH
#8	ADC	EADC	ADCI, ADCWI, SMPF	[PADCH, PADCL]		0043H
#9	PCA0	EPCA	CF, CCFn (n=0~7)	[PPCAH, PPCAL]		004Bh
#10	System Flag	ESF	(Note 1)	[PSFH, PSFL]		0053H
#11	Keypad Interrupt	EKB	KBIF	[PKBH, PKBL]		005BH
#12	TWI0/I2C0	ETWI0	SI	[PTWI0H, PTWI0L]		0063H
#13	Analog Comparator 0	EAC0	AC0F	[PAC0H, PAC0L]		006BH
#14	Serial Port 1	ES1	RI1, TI1	[PS1H, PS1L]		0073H
#15	External Interrupt 3, nINT3	EX3	IE3	[PX3H, PX3L]		007BH
#16	Timer 3	ET3	TF3, EXF3 (TF3L)	[PT3H, PT3L]		0083H
#17	Analog Comparator 1	EAC1	AC1F	[PAC1H, PAC1L]		008BH
#18	DMA	EDMA	(Note 2)	[PDMAH, PDMAL]		0093H
#19	Analog Comparator 2	EAC2	AC2F	[PAC2H, PAC2L]		009BH
#20	Serial Port 2	ES2	RI2, TI2	[PS2H, PS2L]		00A3H
#21	Timer 4	ET4	TF4, EXF4 (TF4L)	[PT4H, PT4L]		00ABH
#22	Serial Port 3	ES3	RI3, TI3	[PS3H, PS3L]		00B3H
#23	TWI1	ETWI1	SI1	[PTWI1H, PTWI1L]	(Lowest)	00BBH

Table 15–1. Interrupt Sources

Note 1: The System Flag interrupt flags include: WDTF, BOF0, BOF1, RTCF, SPWF and MCDF in PCON1, TI0 in SOCON, BM0F and BM1F in AUXR0, STAF and STOF in AUXR2.

Note 2: The DMA interrupt flags include: DCF0, TF5 and TF6.




Figure 15–1. Interrupt System

15.2. Interrupt Source Table <u>15–2. Interrupt Source Flag</u>

on
4
6
2
0
n.3
4
-
4
4 0
0
0
0
0
0
0
0
0
.(1)

The external interrupt nINT0, nINT1, nINT2 and nINT3 can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON, IT2 and IT3 in register XICON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON, IE2 and IE3 in XICON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to *only if the interrupt was transition – activated*, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The DMA interrupt is generated by the logical OR of DCF0, TF5 and TF6. All flags will not be cleared by hardware when the service routine is vectored to.

The Timer0 and Timer1 interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers in most cases. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The serial port 0 interrupt is generated by the logical OR of RI0 and TI0. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI0 and TI0 to determine which one to request service and it will be cleared by software.

The serial port 1 interrupt is generated by the logical OR of RI1 and TI1. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll RI1 and TI1 to determine which one to request service and it will be cleared by software.

The interrupts of serial port 2 and serial port 3 have the same scheme as serial port 1. RI2 and TI2 are the sources of serial port 2 interrupt. RI3 and TI3 serve the serial port 3 interrupt source.

The timer2 interrupt is generated by the logical OR of TF2 and EXF2. If the timer 2 in split mode, the TL2 overflow will set another interrupt flag, TF2L. Just the same as serial port, neither of these flags is cleared by hardware when the service routine is vectored to.

The timer3 interrupt is generated by the logical OR of TF3 and EXF3. If the timer 3 in split mode, the TL3 overflow will set another interrupt flag, TF3L. Just the same as serial port, neither of these flags is cleared by hardware when the service routine is vectored to.

Timer 4 interrupt is fully compatible with Timer 3 on the report flags of TF4, EXF4 and TF4L.


SPI interrupt is generated by SPIF in SPSTAT, which are set by SPI engine finishes a SPI transfer. It will not be cleared by hardware when the service routine is vectored to.

The ADC interrupt is generated by ADCI, ADCWI in ADCON0 and SMPF in ADCFG0. These flags will not be cleared by hardware when the service routine is vectored to.

The PCA0 interrupt is generated by the logical OR of CF, CCF5, CCF4, CCF3, CCF2, CCF1 and CCF0 in CCON, and CCF6, CCF7 in PCAPWM6/7. Neither of these flags is cleared by hardware when the service routine is vectored to. The service routine should poll these flags to determine which one to request service and it will be cleared by software.

The System Flag interrupt is generated by RTCF, BOF1, BOF0, WDTF, SPWF, MCDF, BMF0, BMF1, TI0, STAF and STOF. STAF and STOF are set by serial interface detection and stored in AUXR2. The Serial Port TI flag is optional to locate the interrupt vector shared with system flag interrupt which is enabled by UTIE set. The rest flags are stored in PCON1. RTCF is set by RTC counter overflow. BOF1 and BOF0 are set by on chip Brownout-Detector (BOD1 and BOD0) met the low voltage event. WDTF is set by Watch-Dog-Timer overflow. SPWF is set by SP monitor to indicate the warning for stack pointer overflow coming. MCDF is set by detection event of missing clock on XTAL. BMF0 and BMF1 are set by OBM0 and OBM1. These flags will not be cleared by hardware when the service routine is vectored to. Figure 15–2 shows the system flag interrupt configuration.

Figure 15–2. System flag interrupt configuration



The keypad interrupt is generated by KBCON.KBIF, which is set by Keypad module meets the input pattern. It will not be cleared by hardware when the service routine is vectored to.

The TWI0/I2C0 interrupt is generated by SI in SICON, which is set by TWI0/I2C0 engine detecting a new bus state updated. It will not be cleared by hardware when the service routine is vectored to.

The TWI1/I2C1 interrupt is generated by SI1 in SI1CON, which function is same as TWI0/I2C.

The AC0 interrupt is generated by AC0F in AC0CON, which is set by AC0OUT changed detecting on rising, falling or dual edge. It will not be cleared by hardware when the service routine is vectored to.

The AC1 interrupt is generated by AC1F in AC1CON and the AC2 interrupt is generated by AC2F in AC2CON. Both of their functions are same as AC0.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. In other words, interrupts can be generated or pending interrupts can be canceled in software.

15.3. Interrupt Enable

Table 15–3. Interrupt Enable

1			
No	Source Name	Enable Bit	Bit Location
#0	External Interrupt 0,nINT0	EX0	IE.0
#1	Timer 0	ET0	IE.1
#2	External Interrupt 1,nINT1	EX1	IE.2
#3	Timer 1	ET1	IE.3
#4	Serial Port 0	ES0	IE.4
#5	Timer 2	ET2	IE.5
#6	External Interrupt 2,nINT2	EX2	XICON.2
#7	SPI	ESPI	EIE1.0
#8	ADC	EADC	EIE1.1
#9	PCA	EPCA	EIE1.2
#10	System Flag	ESF	EIE1.3
#11	Keypad Interrupt	EKB	EIE1.5
#12	TWI0/I2C0	ETWI0	EIE1.6
#13	Analog Comparator 0, AC0	EAC0	EIE1.7
#14	Serial Port 1	ES1	EIE1.4
#15	External Interrupt 3,nINT3	EX3	XICON.6
#16	Timer 3	ET3	EIE2.0
#17	Analog Comparator 1, AC1	EAC1	EIE2.1
#18	DMA	EDMA	IE.6
#19	Analog Comparator 2, AC2	EAC2	EIE2.7
#20	Serial Port 2	ES2	EIE2.2
#21	Timer 4	ET4	EIE2.3
#22	Serial Port 3	ES3	EIE2.4
#23	TWI1/I2C1	ETWI1	EIE2.6

There are **24** interrupt sources available in **MGEQ1C064**. Each of these interrupt sources can be individually enabled or disabled by setting or clearing an interrupt enable bit in the registers IE, EIE1, EIE2 and XICON. IE also contains a global disable bit, EA, which can be cleared to disable all interrupts at once. If EA is set to '1', the interrupts are individually enabled or disabled by their corresponding enable bits. If EA is cleared to '0', all interrupts are disabled.

15.4. Interrupt Priority

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. The Priority Bits (see Table 15–1) determine the priority level of each interrupt. IPOL, IPOH, EIP1L, EIP1H, EIP2L and EIP2H are combined to 4-level priority interrupt. Table 15–4 shows the bit values and priority levels associated with each combination.

Table 15-4. Interrupt Priority

{IPnH.x , IPnL.x}	Priority Level
11	1 (highest)
10	2
01	3
00	4

Each interrupt source has two corresponding bits to represent its priority. One is located in SFR named IPnH and the other in IPnL register. Higher-priority interrupt will be not interrupted by lower-priority interrupt request. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determine which request is serviced. Table 15–2 shows the internal polling sequence in the same priority level and the interrupt vector address.

Please note the interrupt number $19 \sim 23$, which are Analog Comparator 2, Serial Port 2, Timer 4, Serial Port 3 and TWI1, these 5 interrupts do not support priority level $2 \sim 4$. When the system has the consideration of interrupt priority, it is not suggest to use interrupt $19 \sim 23$ to avoid misoperation.

15.5. Interrupt Process

Each interrupt flag is sampled at every system clock cycle. The samples are polled during the next system clock. If one of the flags was in a set condition at first cycle, the second cycle (polling cycle) will find it and the interrupt system will generate a hardware LCALL to the appropriate service routine as long as it is not blocked by any of the following conditions.


Block conditions:

- An interrupt of equal or higher priority level is already in progress.
- The current cycle (polling cycle) is not the final cycle in the execution of the instruction in progress.
- The instruction in progress is RETI or any write to the IE, IP0L, IPH, EIE1, EIP1L, EIP1H, EIE2, EIP2L, EIP2H and XICON registers.

Any of these three conditions will block the generation of the hardware LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring into any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one or more instruction will be executed before any interrupt is vectored to.

15.6. nINTx Input Source Selection and input filter (x=0~3)

The MGEQ1C064 provides flexible nINT0, nINT1, nINT2 and nINT3 source selection to share the port pin inputs...



15.7. Interrupt Register

TCON: Timer/Counter Control Register

SFR Page	= 0~F	· ·					
SFR Address = 0x88 RESET = 0000-0000							
7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: IE1, Interrupt 1 (nINT1) Edge flag.

0: Cleared when interrupt processed on if transition-activated.

1: Set by hardware when external interrupt 1 (nINT1) edge is detected (transmitted or level-activated).

Bit 2: IT1: Interrupt 1 (nINT1) Type control bit.

- 0: Cleared by software to specify low level triggered external interrupt 1 (nINT1). If INT1H (AUXR0.1) is set, this bit specifies high level triggered on nINT1.
- 1: Set by software to specify falling edge triggered external interrupt 1 (nINT1). If INT1H (AUXR0.1) is set, this bit specifies rising edge triggered on nINT1.

Bit 1: IE0, Interrupt 0 (nINT0) Edge flag.

0: Cleared when interrupt processed on if transition-activated.

1: Set by hardware when external interrupt 0 (nINT0) edge is detected (transmitted or level-activated).

Bit 0: IT0: Interrupt 0 (nINT0) Type control bit.

- 0: Cleared by software to specify low level triggered external interrupt 0 (nINT0). If INT0H (AUXR0.0) is set, this bit specifies high level triggered on nINT0.
- 1: Set by software to specify falling edge triggered external interrupt 0 (nINT0). If INT0H (AUXR0.0) is set, this bit specifies rising edge triggered on nINT0.

IE: Interrupt Enable Register

SFR Page	= 0~F	
	0.40	

•	JINIAge	= 0.41						
SFR Address = 0xA8 RESET = 0X00-0000								
	7	6	5	4	3	2	1	0
	EA	EDMA	ET2	ES0	ET1	EX1	ET0	EX0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: EA, All interrupts enable register.

0: Global disables all interrupts.

1: Global enables all interrupts.

Bit 6: EDMA, DMA group interrupt enable register.

0: Disable DMA group interrupt.

1: Enable DMA group interrupt.

Bit 5: ET2, Timer 2 interrupt enable register.

0: Disable Timer 2 interrupt.

1: Enable Timer 2 interrupt.

Bit 4: ES, Serial port 0 interrupt (UART0) enable register.

0: Disable serial port 0 interrupt.

1: Enable serial port 0 interrupt.

Bit 3: ET1, Timer 1 interrupt enable register.

0: Disable Timer 1 interrupt.

1: Enable Timer 1 interrupt.

Bit 2: EX1, External interrupt 1 (nINT1) enable register.

0: Disable external interrupt 1.

1: Enable external interrupt 1.

Bit 1: ET0, Timer 0 interrupt enable register.

0: Disable Timer 0 interrupt.

1: Enable Timer 0 interrupt.

Bit 0: EX0, External interrupt 0 (nINT0) enable register. 0: Disable external interrupt 0.

1: Enable external interrupt 0.

AUXR0: Auxiliary Register 0

SFR Page = 0~F

SFR Address = 0xA1 RESET = 0000-0000							
7	6	5	3	2	1	0	
P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: PBKF, PWM Break Flag. This bit is set by PWM break source enabled. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.

0: There is no PWM Break event happened. It is only cleared by software.

1: There is a PWM Break event happened or software triggers a PWM Break.

Bit 3: BM1F, OBM1 Flag. This bit is set by OBM1 switch source enabled (BM1SE).

0: There is no OBM1 switch event happened. It is only cleared by software.

1: There is an OBM1 switch event happened.

Bit 2: BM0F, OBM0 Flag. This bit is set by OBM0 switch source enabled (BM0SE).

0: There is no OBM0 switch event happened. It is only cleared by software.

1: There is an OBM0 switch event happened.

Bit 1: INT1H, INT1 High/Rising trigger enable.

0: Remain INT1 triggered on low level or falling edge on selected port pin input.

1: Set INT1 triggered on high level or rising edge on selected port pin input.

Bit 0: INT0H, INT0 High/Rising trigger enable.

0: Remain INT0 triggered on low level or falling edge on selected port pin input.

1: Set INT0 triggered on high level or rising edge on selected port pin input.

XICON: External Interrupt Control Register

SFR Page	= 0~F						
SFR Addres	s = 0xC0				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT3H	EX3	IE3	IT3	INT2H	EX2	IE2	IT2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: INT3H, nINT3 High/Rising trigger enable.

0: Maintain nINT3 triggered on low level or falling edge on selected port pin input.

1: Set nINT3 triggered on high level or rising edge on selected port pin input.

Bit 6: EX3, external interrupt 3 (nINT3) enable register.

0: Disable external interrupt 3.

1: Enable external interrupt 3.

When CPU in IDLE and PD mode, nINT3 event will trigger IE3 and have wake-up CPU capability if EX3 is enabled. If EX3 is disabled, IE3 on nINT3 will not wake-up CPU from IDLE or PD mode.

Bit 5: IE3, External interrupt 3 (nINT3) Edge flag.

0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.

1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 4: IT3, Interrupt 3 type control bit.

0: Cleared by CPU to specify low level triggered on nINT3. If INT3H is set, this bit specifies high level triggered on nINT3.

1: Set by CPU to specify falling edge triggered on nINT3. If INT3H is set, this bit specifies rising edge triggered on nINT3.

Bit 3: INT2H, nINT2 High/Rising trigger enable.

0: Maintain nINT2 triggered on low level or falling edge on selected port pin input.

1: Set nINT2 triggered on high level or rising edge on selected port pin input.

Bit 2: EX2, external interrupt 2 (nINT2) enable register.

0: Disable external interrupt 2.

1: Enable external interrupt 2.

When CPU in IDLE and PD mode, nINT2 event will trigger IE2 and have wake-up CPU capability if EX2 is enabled. If EX2 is disabled, IE2 on nINT2 will not wake-up CPU from IDLE or PD mode.

Bit 1: IE2, External interrupt 2 (nINT2) Edge flag.

0: Cleared by hardware when the interrupt is starting to be serviced. It also could be cleared by CPU.

1: Set by hardware when external interrupt edge detected. It also could be set by CPU.

Bit 0: IT2, Interrupt 2 type control bit.

0: Cleared by CPU to specify low level triggered on nINT2. If INT2H is set, this bit specifies high level triggered on nINT2.

1: Set by CPU to specify falling edge triggered on nINT2. If INT2H is set, this bit specifies rising edge triggered on nINT2.

IP0L: Interrupt Priority 0 Low Register

SFR Page	= 0~F	C					
SFR Address	= 0xB8				RESET =	0000-0000	
7	6	5	4	3	2	1	0
PX3L	PX2L	PT2L	PSL	PT1L	PX1L	PT0L	PX0L
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3L, external interrupt 3 priority-L register.

Bit 6: PX2L, external interrupt 2 priority-L register.

Bit 5: PT2L, Timer 2 interrupt priority-L register.

Bit 4: PSL, Serial port interrupt priority-L register.

Bit 3: PT1L, Timer 1 interrupt priority-L register.

Bit 2: PX1L, external interrupt 1 priority-L register.

Bit 1: PT0L, Timer 0 interrupt priority-L register.

Bit 0: PX0L, external interrupt 0 priority-L register.

IPOH: Interrupt Priority 0 High Register

SFR Page SFR Address	$= 0 \sim F$ s = 0xB7				RESET =	0000-0000	
7	6	5	4	3	2	1	0
PX3H	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PX3H, external interrupt 3 priority-H register.

Bit 6: PX2H, external interrupt 2 priority-H register.

Bit 5: PT2H, Timer 2 interrupt priority-H register.

Bit 4: PSH, Serial port interrupt priority-H register.

Bit 3: PT1H, Timer 1 interrupt priority-H register.

Bit 2: PX1H, external interrupt 1 priority-H register.

Bit 1: PT0H, Timer 0 interrupt priority-H register.

Bit 0: PX0H, external interrupt 0 priority-H register.

EIE1: Extended Interrupt Enable 1 Register

SFR Page	= 0~F						
SFR Address	s = 0xAD				RESET =	0000-0000	
7	6	5	4	3	2	1	0
EAC0	ETWI0	EKB	ES1	ESF	EPCA	EADC	ESPI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: EAC0, Enable Analog Comparator 0 (AC0) Interrupt.

0: Disable AC0 interrupt.

1: Enable AC0 interrupt.

Bit 6: ETWI0, Enable TWI0/I2C0 interrupt.

0: Disable TWI0/I2C0 interrupt.

1: Enable TWI0/I2C0 interrupt.

Bit 5: EKBI, Enable Keypad Interrupt.

0: Disable the interrupt when KBCON.KBIF is set in Keypad control module.

1: Enable the interrupt when KBCON.KBIF is set in Keypad control module.

Bit 4: ES1, Enable Serial Port 1 (UART1) interrupt.

- 0: Disable Serial Port 1 interrupt.
- 1: Enable Serial Port 1 interrupt.

Bit 3: ESF, Enable System Flag interrupt.

- 0: Disable the interrupt when the group of {RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR2, {BM1F, BM0F} in AUXR0, or TI0 with UTIE is set.
- 1: Enable the interrupt of the flags of {RTCF, BOF1, BOF0, WDTF} in PCON1, {STAF, STOF} in AUXR2, {BM1F, BM0F} in AUXR0, or TI0 with UTIE when the associated system flag interrupt is enabled in SFIE.

Bit 2: EPCA, Enable PCA0 interrupt.

0: Disable PCA0 interrupt.

1: Enable PCA0 interrupt.

Bit 1: EADC, Enable ADC Interrupt.

0: Disable the interrupt when ADCON0.ADCI is set in ADC module.

1: Enable the interrupt when ACCON0.ADCI is set in ADC module.

Bit 0: ESPI, Enable SPI Interrupt.

0: Disable the interrupt when SPSTAT.SPIF is set in SPI module.

1: Enable the interrupt when SPSTAT.SPIF is set in SPI module.

EIP1L: Extended Interrupt Priority 1 Low Register

SFR Page	= 0~F
SED Addroop	

SFR Addres	s = 0xAE				RESET = (0000-0000	
7	6	5	4	3	2	1	0
PAC0L	PTWI0L	PKBL	PS1L	PSFL	PPCAL	PADCL	PSPIL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PAC0L, AC0 interrupt priority-L register.

Bit 6: PTWI0L, TWI0/I2C0 interrupt priority-L register.

Bit 5: PKBL, keypad interrupt priority-L register.

Bit 4: PS1L, UART1 interrupt priority-L register.

Bit 3: PSFL, system flag interrupt priority-L register.

Bit 2: PPCAL, PCA0 interrupt priority-L register.

Bit 1: PADCL, ADC interrupt priority-L register.

Bit 0: PSPIL, SPI interrupt priority-L register.

EIP1H: Extended Interrupt Priority 1 High Register

SFR Page	= 0~F						
SFR Addres	s = 0xAF				RESET =	0000-0000	
7	6	5	4	3	2	1	0
PAC0H	PTWI0H	PKBH	PS1H	PSFH	PPCAH	PADCH	PSPIH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PAC0H, AC0 priority-H register.

Bit 6: PTWI0H, TWI0/I2C0 interrupt priority-H register.

Bit 5: PKBH, keypad interrupt priority-H register.

Bit 4: PS1H, UART1 interrupt priority-H register.

Bit 3: PSFH, system flag interrupt priority-H register.

Bit 2: PPCAH, PCA0 interrupt priority-H register.

Bit 1: PADCH, ADC interrupt priority-H register.

Bit 0: PSPIH, SPI interrupt priority-H register.

EIE2: Extended Interrupt Enable 2 Register

SFR Page = 0~F

SFR Addres	s = 0xA5				RESET =	0000-0000	
7	6	5	4	3	2	1	0
EAC2	ETWI1	0	ES3	ET4	ES2	EAC1	ET3
R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

Bit 7: EAC2, Enable Analog Comparator 2 (AC2) Interrupt.

0: Disable AC2 interrupt.

1: Enable AC2 interrupt.

Bit 6: ETWI1, Enable TWI1 interrupt.

0: Disable TWI1 interrupt.

1: Enable TWI1 interrupt.

Bit 5: Reserved. Software must write "0" on this bit when EIE2 is written.

Bit 4: ES3, Enable Serial Port 3 (UART3) interrupt.0: Disable Serial Port 3 interrupt.1: Enable Serial Port 3 interrupt.

Bit 3: ET4, Timer 4 interrupt enable register.

0: Disable Timer 4 interrupt.

1: Enable Timer 4 interrupt.

Bit 2: ES2, Enable Serial Port 2 (UART2) interrupt.

0: Disable Serial Port 2 interrupt.

1: Enable Serial Port 2 interrupt.

Bit 1: EAC1, Enable Analog Comparator 1 (AC1) Interrupt. 0: Disable AC1 interrupt.

1: Enable AC1 interrupt.

Bit 0: ET3, Timer 3 interrupt enable register. 0: Disable Timer 3 interrupt.

1: Enable Timer 3 interrupt.

EIP2L: Extended Interrupt Priority 2 Low Register

SFR Page	= 0~F		-				
SFR Addres	s = 0xA6				RESET =	0000-0000	
7	6	5	4	3	2	1	0
PAC2L	PTWI1L	0	PS3L	PT4L	PS2L	PAC1L	PT3L
R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

Bit 7: PAC2L, AC2 interrupt priority-L register.

Bit 6: PTWI1L, TWI1 interrupt priority-L register.

Bit 5: Reserved. Software must write "0" on this bit when EIP2L is written.

Bit 4: PS3L, UART3 interrupt priority-L register.

Bit 3: PT4L, Timer 4 interrupt priority-L register.

Bit 2: PS2L, UART2 interrupt priority-L register.

Bit 1: PAC1L, AC1 interrupt priority-L register.

Bit 0: PT3L, Timer 3 interrupt priority-L register.

Bit 0: PT3L, Timer 3 interrupt priority-L register.

EIP2H: Extended Interrupt Priority 2 High Register

SFR Page = 0~F

SFR Addres	s = 0xA7				RESET =	0000-0000	
7	6	5	4	3	2	1	0
PAC2H	PTWI1H	0	PS3H	PT4H	PS2H	PAC1H	PT3H
R/W	R/W	W	R/W	R/W	R/W	R/W	R/W

Bit 7: PAC2H, AC2 interrupt priority-H register.

Bit 6: PTWI1H, TWI1 interrupt priority-H register.

Bit 5: Reserved. Software must write "0" on this bit when EIP2H is written.

Bit 4: PS3H, UART3 interrupt priority-H register.

Bit 3: PT4H, Timer 4 interrupt priority-H register.

Bit 2: PS2H, UART2 interrupt priority-H register.

Bit 1: PAC1H, AC1 interrupt priority-H register.

Bit 0: PT3H, Timer 3 interrupt priority-H register.

DMACG0: DMA ConfiGuration Register 0

SFR Page SFR Address	= 8 only 5 = 0x94				RESET = (0000-0000	
7	6	5	4	3	2	1	0
PDMAH	PDMAL	CRCW0		EXTS10	EXTS00	FAENO	LOOP0
R/W	R/W	R/W	w	R/W	R/W	R/W	R/W

Bit 7: PDMAH, DMA group interrupt priority-H register.

Bit 6: PDMAL, DMA group interrupt priority-L register.

XICFG: External Interrupt Configured Register

SFR Page = 0 only

SFR Address	s = 0xC1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT1IS.1	INT1IS.0	INT0IS.1	INT0IS.0	X3FLT	X2FLT	X1FLT	X0FLT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: INT1IS.1~0, nINT1 input port pin selection bits which function is defined with INT1IS.2 as following table.

INT1IS.2~0	Selected Port Pin of nINT1
000	P3.3
001	P3.1
010	P3.5
011	P4.1
100	P4.5
101	P1.5
110	P3.7
111	P0.7

Bit 5~4: INTOIS.1~0, nINTO input port pin selection bits which function is defined with INTOIS.2 as following table.

INT0IS.2~0	Selected Port Pin of nINT0
000	P3.2
001	P3.0
010	P3.4
011	P4.0
100	P1.0
101	P1.4
110	P3.6
111	P0.5

Bit 3: X3FLT, nINT3 Filter mode control. It selects nINT3 input filter mode with X3FLT1 (XICFG1.3)

X3FLT1, X3FLT	nINT3 input filter mode
0 0	Disabled
0 1	SYSCLK x 3
10	SYSCLK/6 x 3
11	S0TOF x 3

Bit 2: X2FLT, nINT2 Filter mode control. It selects nINT2 input filter mode with X2FLT1 (XICFG1.2)

X2FLT1, X2FLT	nINT2 input filter mode
0 0	Disabled
0 1	SYSCLK x 3
1 0	SYSCLK/6 x 3
11	S0TOF x 3

Bit 1: X1FLT, nINT1 Filter mode control. It selects nINT1 input filter mode with X1FLT1 (XICFG1.1)

X1FLT1, X1FLT	nINT1 input filter mode
0 0	Disabled
0 1	SYSCLK x 3
10	SYSCLK/6 x 3
1 1	S0TOF x 3

Bit 0: XOFLT, nINTO Filter mode control. It selects nINTO input filter mode with XOFLT1 (XICFG1.0)

X0FLT1, X0FLT	nINT0 input filter mode
0 0	Disabled
0 1	SYSCLK x 3
10	SYSCLK/6 x 3
1 1	S0TOF x 3

XICFG1: External Interrupt Configured 1 Register SFR Page = 1 only

SFR Addres	s = 0xC1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
INT1IS.2	INT0IS.2	INT2IS.1	INT2IS.0	X3FLT1	X2FLT1	X1FLT1	X0FLT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: INT1IS2, nINT1 input port pin selection bit which function is defined with INT1IS.1~0.

Bit 6: INT0IS2, nINT0 input port pin selection bit which function is defined with INT0IS.1~0.

Bit 5~4: INT2IS1~0, nINT2 input port pin selection bits which function is defined with INT2IS.2 as following table.

INT2IS.2~0	Selected Port Pin of nINT2
000	P4.3
001	P2.0
010	P1.1
011	P2.5
100	P4.4
101	P6.0
110	P0.1
111	P6.2

- Bit 3: X3FLT1, nINT3 Filter mode control. It selects nINT3 input filter mode with X3FLT (XICFG.3). Refer XICFG description for nINT3 input filter mode definition.
- Bit 2: X2FLT1, nINT2 Filter mode control. It selects nINT2 input filter mode with X2FLT (XICFG.2). Refer XICFG description for nINT2 input filter mode definition.
- Bit 1: X1FLT1, nINT1 Filter mode control. It selects nINT1 input filter mode with X1FLT (XICFG.1). Refer XICFG description for nINT1 input filter mode definition.
- Bit 0: X0FLT1, nINT0 Filter mode control. It selects nINT0 input filter mode with X0FLT (XICFG.0). Refer XICFG description for nINT0 input filter mode definition.

XICFG2: External Interrupt Configured 2 Register

SFR Page SFR Address	= 2 only = 0xC1		-		RESET =	XXXX-0000	
7	6	5	4	3	2	1	0
				INT3IS.2	INT3IS.1	INT3IS.0	INT2IS.2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3~1: INT3IS.2~0, nINT3 input port pin selection bits which function is defined as following table.

INT3IS.2~0	Selected Port Pin of nINT3
000	P4.2
001	P2.1
010	P0.0
011	P1.6
100	P0.2
101	P6.1
110	P0.6
111	P6.3

Bit 0: INT2IS2, nINT2 input port pin selection bit which function is defined with INT2IS.1~0.

SFIE: System Flag Interrupt Enable Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOF0IE	WDTFIE
7	6	5	4	3	2	1	0
SFR Address	s = 0x8E	POR = 0110-0000					
SFR Page	= 0~F						

Bit 7: SIDFIE, Serial Interface (STWI/SI2C) Detection Flag Interrupt Enabled.

0: Disable SIDF(STAF or STOF) interrupt.

1: Enable SIDF(STAF or STOF) interrupt to share the system flag interrupt.

Bit 6: MCDRE, Enable Missing-Clock-Detection event causes a system reset.

0: Disable MCD event to trigger a system Reset.

1: Enable MCD event to trigger a system Reset.

Bit 5: MCDFIE, Enable MCDF (PCON1.5) Interrupt.

0: Disable MCDF interrupt.

1: Enable MCD module and enable MCDF interrupt.

Bit 4: RTCFIE, Enable RTCF (PCON1.4) Interrupt.

0: Disable RTCF interrupt.

1: Enable RTCF interrupt.

Bit 3: SPWIE, Enable SPWF (PCON1.3) Interrupt.

0: Disable SPWF interrupt.

1: Enable SPWF interrupt.

Bit 2: BOF1IE, Enable BOF1 (PCON1.2) Interrupt. 0: Disable BOF1 interrupt. 1: Enable BOF1 interrupt.

Bit 1: BOF0IE, Enable BOF0 (PCON1.1) Interrupt. 0: Disable BOF0 interrupt.

1: Enable BOF0 interrupt.

Bit 0: WDTFIE, Enable WDTF (PCON1.0) Interrupt.

0: Disable WDTF interrupt.

1: Enable WDTF interrupt.

PCON1: Power Control Register 1

SFR Page = $0 \sim F \& P$

SFR Addres	s = 0x97				POR = 00	00-000	
7	6	5	4	3	2	1	0
SWRF	EXRF	MCDF	RTCF	SPWF	BOF1	BOF0	WDTF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SWRF, Software Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a Software Reset occurs.

Bit 6: EXRF, External Reset Flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if an External Reset occurs.

Bit 5: MCDF, Missing Clock Detection flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.
- 1: This bit is only set by hardware which detects a Missing-Clock event. Writing "1" on this bit will clear MCDF. The Missing-Clock-Detection module is enabled by MCDFIE. If MCDFIE is cleared, the Missing-Clock-Detection module is inactive. Once a missing clock event happened, software must clear MCDF before switching OSCin to XTAL.

Bit 4: RTCF, RTC overflow flag.

0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.

1: This bit is only set by hardware when RTCCT overflows. Writing "1" on this bit will clear RTCF.

Bit 3: SPWF, SP Warning Flag.

- 0: This bit must be cleared by software writing "1" on it. Software writing "0" is no operation.
- 1: This bit is only set by hardware when SP ≥ SPHB. Writing "1" on this bit will clear SPWF when SP < SPHB.

Bit 2: BOF1, Brown-Out Detection flag 1.

- 0: This bit must be cleared by software writing "1" to it.
- 1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 1 (4.2V/3.7/2.4/2.0).

Bit 1: BOF0, Brown-Out Detection flag 0.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if the operating voltage matches the detection level of Brown-Out Detector 0 (1.7V).

Bit 0: WDTF, WDT overflow flag.

0: This bit must be cleared by software writing "1" to it.

1: This bit is set by hardware if a WDT overflow occurs.

AUXR2: Auxiliary Register 2

SFR Page	= 0 only						
SFR Address	s = 0xA3	RESET = 0000-0000					
7	6	5	4	3	2	1	0
STAF	STOF	0	COPLK	T1X12	T0X12	T1CKOE	TOCKOE
R/W	R/W	W	W	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

16. Timers/Counters

MGEQ1C064 has **five** 16-bit Timers/Counters: Timer 0, Timer 1, Timer 2, Timer 3 and Timer 4. All of them can be configured as timers or event counters.

In the "timer" function, the timer rate is prescaled by 12 clock cycle to increase register value. In other words, it is to count the standard C51 machine cycle. AUXR2.T0X12, AUXR2.T1X12, T2MOD.T2X12, T3MOD.T3X12 and T4MOD.T4X12 are the function for Timer 0/1/2/3/4 to set the timer rate on every clock cycle. It performs at a speed 12 times than standard C51 timer function. Other prescaler values can be selected by combining T0C/T, T0XL and T0X12 for Timer 0 clock input.

In the "counter" function, the register is increased in response to a 1-to-0 transition at its corresponding external input pin, T0, T1, T2, T3 or T4. In this function, the external input is sampled by every timer rate cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register at the end of the cycle following the one in which the transition was detected.

16.1. Timer 0 and Timer 1

16.1.1. Timer 0/1 Mode 0

The timer register is configured as a PWM generator. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TFx. Timer0 uses the control bits {T0XL, T0X12, T0C/T} to set the clock source to count. And it also uses TR0 and {T0G1, T0GATE} to select the gating sources to block the trigger signal to stop the counting. Timer1 uses the control bits {T1X12, T1C/T} to set the clock source to count. And it uses TR1 and {T1G1, T1GATE} to select the gating sources to block the trigger signal to stop the counting. Timer1 uses the pWM function of Timer 0/1 is shown in Figure 16–1 and Figure 16–2.





Figure 16–1. Timer 0 Mode 0 Structure

MGEQ1C064



16.1.2. Timer 0/1 Mode 1

Timer 0/1 in Mode1 is configured as a 16 bit timer or counter. The function of GATE, TxG1 and TRx is same as mode 0. Figure 16–3 and Figure 16–4 show the mode 1 structure of Timer 0 and Timer 1.





Figure 16–3. Timer 0 Mode 1 Structure

Figure 16–4. Timer 1 Mode 1 Structure



16.1.3. Timer 0/1 Mode 2

Mode 2 configures the timer register as an 8-bit counter (TLx) with automatic reload. Overflow from TLx not only set TFx, but also reload TLx with the content of THx, which is determined by software. The reload leaves THx unchanged. Mode 2 operation is the same for Timer0 and Timer1. Figure 16–5 and Figure 16–6 show the mode 2 structure of Timer 0 and Timer 1.





Figure 16-6. Timer 1 Mode 2 Structure



16.1.4. Timer 0/1 Mode 3

When Timer 0 and Timer 1 in mode 3, the some of Timer 1 regisiters will be used with Time0. And Timer1 will be held even if TR1 = 1 under Mode3.

Timer0 in Mode 3 set TL0 and TH0 as two separate 8-bit counters. TL0 is controlled by the Timer0 control bits such like T0XL, T0X12, T0C/T, T0G1, T0GATE, TR0 and TF0. TH0 is locked into a timer function (cannot be external event counter) and TR1 from Timer1 will be taken over to control the TH0. TH0 overflow will set the TF1 to trigger Timer1 interrupt.

In order to ensure TL1 does not malfunction, please set the Timer 1 to mode 3 before Timer 0 to set to mode 3.

Figure 16–7 shows the mode 3 structure of Timer 0.




Figure 16–7. Timer 0 Mode 3 Structure

16.1.5. Timer 0/1 Programmable Clock-Out


Timer 0 and Timer 1 have a Clock-Out Mode (while TxCKOE=1). In this mode, Timer 0 or Timer 1 operates as 8-bit auto-reload timer for a programmable clock generator with 50% duty-cycle. The generated clocks come out on T0CKO (P3.4) and T1CKO (P3.5) individually. The input clock of Timer 0 increases the 8-bit timer, TL0, in Timer 0 module. The input clock of Timer 1 increases the 8-bit timer, TL1, in Timer 1 module. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (TH0 and TH1) are loaded into (TL0, TL1) for the consecutive counting. Figure 16–8 and Figure 16–9 formula gives the formula of Timer 0 and Timer 1 clock-out frequency. Figure 16–10 and Figure 16–11 shows Timer 0 clock output structure and output control. Figure 16–12 shows the clock-out structure of Timer 1.


Figure 16–8. Timer 0 clock out equatio	n
--	---

Figure 16–9. Timer 0 clock out equation

Note:

- (1) Timer 0/1 overflow flag, TF0/1, will be set when Timer 0/1 overflows
- (2) For SYSCLK=12MHz and select SYSCLK/12 as Timer 0/1 clock source, Timer 0/1 has a programmable output frequency range from 1.95KHz to 500KHz.
- (3) For SYSCLK=12MHz and select SYSCLK as Timer 0/1 clock source , Timer 0/1 has a programmable output frequency range from 23.44KHz to 6MHz.





MGEQ1C064




Figure 16–11. Timer 0 Clock Output Control





Figure 16–12. Timer 1 in Clock Output Mode



How to Program Timer 0/1 in Clock-out Mode

- Select Timer 0/1 clock source.
- Determine the 8-bit reload value from the formula and enter it in the TH0/TH1 register.
- Enter the same reload value as the initial value in the TL0/TL1 register.
- Set T0CKOE/T1CKOE bit in AUXR2 register.
- Set TR0/TR1 bit in TCON register to start the Timer 0/1.

In the Clock-Out mode, Timer 0/1 rollovers will not generate an interrupt. This is similar to when Timer 1 is used as a baud-rate generator. It is possible to use Timer 1 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 1. So, software usually disables the Timer 0/1 interrupt in this kind of application.

16.1.6. Timer 0/1 Register

TCON: Timer/Counter Control Register

SFR Page SFR Addres	= 0~F s = 0x88				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IEO	IT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF1, Timer 1 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software. 1: Set by hardware on Timer/Counter 1 overflow, or set by software.

Bit 6: TR1, Timer 1 Run control bit.

0: Disabled to stop Timer/Counter 1.

1: Enabled to start Timer/Counter 1.

Bit 5: TF0, Timer 0 overflow flag.

0: Cleared by hardware when the processor vectors to the interrupt routine, or cleared by software.

1: Set by hardware on Timer/Counter 0 overflow, or set by software.

Bit 4: TR0, Timer 0 Run control bit. 0: Disabled to stop Timer/Counter 0.

1: Enabled to start Timer/Counter 0.

TMOD: Timer/Counter Mode Control Register

←	Time	er1	→	←	Tim	er0	→
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T1GATE	T1C/T	T1M1	T1M0	TOGATE	T0C/T	T0M1	T0M0
7	6	5	4	3	2	1	0
SFR Address	s = 0x89				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7: T1GATE, Gating control for Timer1.

T1G1, T1GATE	T1 Gate source		
0 0	Disable		
0 1	INT1 active		
10	TF3 active		
11	TI1 active		

Bit 6: T1C/T, Timer 1 clock source selector. It controls the Timer 1 as timer or counter with 4 clock sources. Refer to T1X12 description in the AUXR2.

Bit 5~4: Operating mode selection.

T1M1	T1M0	Timer 1 Operating Mode			
0	0	8-bit PWM generator for Timer1			
0	1	16-bit timer/counter for Timer1			
1	0	8-bit timer/counter with automatic reload for Timer1			
1	1	Timer/Counter1 Stopped			

Bit 3: TOGATE, Gating control for Timer0.

T0G1, T0GATE	T0 Gate source
0 0	Disable
0 1	INT0 active
10	TF2 active
11	KBI active

Bit 2: T0C/T, Timer 0 clock source selector. It controls the Timer 0 as timer or counter with 8 clock sources. Refer to T0X12 description in the AUXR2.

Bit 1~0: Operating mode selection.

	0				
T0M1	T0M0	Timer 0 Operating Mode			
0	0	8-bit PWM generator for Timer0			
0	1	16-bit timer/counter for Timer0			
1	0	8-bit timer/counter with automatic reload for Timer0			
1	1	TL0 is 8-bit timer/counter, TH0 is locked into 8-bit timer			

TL0: Timer 0 Low byte Register

SFR Page	$= 0 \sim F$				DECET		
SFR Address	= 0x8A	A RESET = 0000-0000					
7	6	5	4	3	2	1	0
TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH0: Timer 0 High byte Register SFR Page = 0~F

SFK Faye	= 0~F						
SFR Address	= 0x8C				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TL1: Timer 1 Low byte Register

SFR Page	= 0~F						
SFR Addres	s = 0x8B				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH1: Timer 1 High byte Register SFR Page = 0~F

er i ti age	01						
SFR Address	s = 0x8D				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

AUXR2: Auxiliary Register 2

SFR Page = 0~F

SFR Addres	s = 0xA3				RESET =	0000-0000	
7	6	5	4	3	2	1	0
STAF	STOF	0	COPLK	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	w	w	R/W	R/W	R/W	R/W

Bit 3: T1X12, Timer 1 clock source selection with T1C/T control.

T1X12, T1C/T	Timer 1 Clock Selection
0 0	SYSCLK/12
0 1	T1 Pin
1 0	SYSCLK
1 1	SYSCLK/48

Bit 2: T0X12, Timer 0 clock source selection with T0C/T and T0XL control.

Timer 0 Clock Selection					
SYSCLK/12					
T0 Pin					
SYSCLK					
ILRCO					
SYSCLK/48					
WDTPS					
SYSCLK/192					
T1OF					

Bit 1: T1CKOE, Timer 1 Clock Output Enable.

0: Disable Timer 1 clock output.

1: Enable Timer 1 clock output on T1CKO Port pin.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.

0: Disable Timer 0 clock output.

1: Enable Timer 0 clock output on T0CKO Port pin.

AUXR3: Auxiliary Register 3

SFR Page = 0 only

SFR Address	= 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	T0XL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: T0PS1~0, Timer 0 Port pin Selection [1:0].

T0PS1~0	T0/T0CKO			
0 0	P3.4			
0 1	P4.4			
10	P4.6			
11	P1.7			

Bit 0: T0XL is the Timer 0 per-scaler control bit. Please refer T0X12 (AUXR2.2) for T0XL function definition.

AUXR4: Auxiliary Register 4

SFR Page	= 1 only	DESET 0000 0000						
SFR Address	s = 0xA4		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
T2PS1	T2PS0	T1PS1	T1PS0	AC10E	AC1FLT1	AC00E	AC0FLT1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 5~4: T1PS1~0, Timer 1 Port pin Selection [1:0].

T1PS1~0	T1/T1CKO				
0 0	P3.5				
0 1	P4.5				
10	P3.6				
1 1	P3.7				

AUXR9: Auxiliary Register 9

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SIDPS1	SIDPS0	T1G1	T0G1	C0FDC1	COFDCO	S1PS1	S1PS0
7	6	5	4	3	2	1	0
SFR Addres	s = 0xA4				RESET =	0000-0000	
SFR Page	= 6 only						

Bit 5: T1G1, Gating source selection of Timer 1.

T1G1, T1GATE	T1 Gate source			
00	Disable			
01	INT1 active			
10	TF3 active			
11	TI1 active			

Bit 4: T0G1, Gating source selection of Timer 0.

T0G1, T0GATE	T0 Gate source			
00	Disable			
01	INT0 active			
10	TF2 active			
11	KBI active			

AUXR12: Auxiliary Register 12

SFR Page = 9 only

SFR Address	s = 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
0	0	T0COBE	T0COAE	0	0	0	0
W	W	R/W	R/W	W	W	W	W

Bit 5: T0CKOB(=T0OR) output enable.

0: Disable T0CKOB output.

1: Enable T0CKOB output on P4.3.

Bit 4: T0CKOA(=T0OR) output enable. 0: Disable T0CKOA output.

1: Enable T0CKOA output on P4.0.

16.2. Timer 2


Timer 2 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by T2CKS, T2X12 and C/T2. Timer 2 has serval operating modes: Capture, Auto-Reload (up counting), 8-bit PWM, Baud Rate Generator and Programmable Clock-Out, which are selected by bits in the T2CON, T2MOD and T2MOD1 registers.


16.2.1. Timer 2 Mode 0 (Auto-Reload and External Interrupt)

In this mode, Timer 2 provides a 16-bit auto-reload timer/counter. The TF2, Timer 2 overflow flag, is one of the Timer 2 interrupt sources which interrupt function can be blocked by TF2IG. EXEN2 enables a 1-to-0 transition at T2EXI to set the flag, EXF2, for an external input interrupt to share the Timer 2 interrupt with TF2. T2EXI is the selection result of 8 Timer 2 external inputs. T2EXH performs the same function as EXEN2 but it enables the detecting a 0-to-1 transition at T2EXI input.

The Timer 2 overflow event (T2OF) in this module will be output to other peripheral as clock input or event source.

Timer 2 Mode 0 is illustrated in Figure 16–13.





16.2.2. Timer 2 Mode 1 (Auto-Reload with External Interrupt)

Figure 16–14 shows Timer 2 Mode 1, which enables Timer 2 to count up automatically. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by firmware. If EXEN2=1, then a 16-bit reload can be triggered either by a T2 overflow or by a 1-to-0 transition of T2EXI, which is chosen from one of 8 external trigger inputs. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1. T2EXH performs the same function as EXEN2 but it enables the detecting a 0-to-1 transition at input T2EXI.





Figure 16–14. Timer 2 Mode 1 Structure (Auto-Reload with External Interrupt Mode)

16.2.3. Timer 2 Mode 2 (Capture)

Figure 16–15 shows the capture mode there are two options selected by bit EXEN2 in T2CON. If EXEN2=0, Timer 2 is a 16-bit timer or counter which, upon overflow, sets bit TF2 (Timer 2 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2=1, Timer 2 still does the above, but with the added feature that a 1-to-0 transition at T2EXI, one of 8 Timer 2 external inputs, that causes the current value in the Timer 2 registers, TH2 and TL2, to be captured into registers RCAP2H and RCAP2L, respectively. In addition, the transition at T2EXI causes bit EXF2 in T2CON to be set, and the EXF2 bit (like TF2) can generate an interrupt which vectors to the same location as Timer 2 overflow interrupt. T2EXH performs the same function as EXEN2 but it enables the detecting a 0-to-1 transition at T2EXI input.






16.2.4. Timer 2 Mode 3 (Capture with Auto-Zero)

Timer 2 Mode 3 is the similar function with Timer 2 Mode 2. There is one difference that the T2EXES, EXF2 event set signal, not only is the capture source of Timer 2 but also clears the content of TL2 and TH2 to 0x0000H.

Timer 2 Mode 3 is illustrated in Figure 16–16.



megawin

16.2.5. Timer 2 Mode 6 (Duty Capture)

Timer 2 Mode 6 provides ability to capture cycle time or duty of the input waveform. Three edges of the signal can calculate the cycle and duty. In the timer duty capture mode it needs to clear the TH2:TL2 to 00H. And then start duty capture mode by setting TR2, but the counter will not be started yet, it will wait until the first edge send into the external trigger channel, for example T2EX Pin. It means the first edge value is 00H. And after first edge triggered, the counter start to count. Please note, the first trigger edge of the T2EXI must be the rising edge. And even you set the T2EXH, the first edge will be ignored to trigger EXF2.


Second, if only want to calculate the pulse width, then can set EXEN2 to pass the second edge to trigger EXF2. In this case, when second edge trigger timer to capture its value into RCAP2H: RCAP2L, it also trigger EXF2 for interrupt to know it has been done.


But if you want to get cycle time, then the second edge needs to be blocked by clear EXEN2.

When third edge arrive, it will automatically clear TR2 to stop the counter.

Using the TH2: TL2 (3rd edge), RCAP2H: RCAP2L (2nd edge) and 0 (1set edge) to calculate the cycle time.

Timer 2 Mode 6 is illustrated in Figure 16–17.






16.2.6. Split Timer 2 Mode 0 (AR and Ext. INT)

When T2SPL is set in this mode, Timer 2 operates as two 8-bit timers (TH2 and TL2). Both 8-bit timers operate in upcounter as shown in Figure 16–18. TH2 holds the reload value for RCAP2H and keep the same 8 clock source inputs selection as 16-bit mode. It behaves the 8-bit function liked Timer 2 Mode 0 in 16-bit mode. TL2 holds the reload value for RCAP2L with 4 clock inputs selection. The TR2 bit in T2CON handles the run control for TH2. The TR2L bit in T2MOD handles the run control for TL2. And TH2 overflow can stop the TR2L running when TR2LC is set.

There are 3 interrupt flags in split mode, EXF2, TF2 and TF2L. EXF2 has the same function as 16-bit mode to detect the transition on T2EXI. TF2 is set when TH2 overflows from 0xFF to 0x00 with TF2IG control. TF2L is set when TL2 overflows from 0xFF to 0x00 with interrupt enabled by TL2IE. The EXF2, TF2 and TF2L interrupt flags are not cleared by hardware and must be cleared by software.

By the way, the Timer 2 overflow event (T2OF) in 16-bit timer is replaced by TL2 overflow event (TL2OF) in this split mode.

If TL2IS in T2MOD1 is "0", the bits on T2CON.5~4 and T2MOD.6 are the function of RCLK, TCLK and TL2X12. If TL2IS is "1", the bits on T2CON.5~4 and T2MOD.6 are the function of TF2L, TL2IE and T2EIP.





16.2.7. Split Timer 2 Mode 1 (AR with Ext. INT)

When T2SPL is set in this mode, Timer 2 is split to two 8-bit timers as shown in Figure 16–19. It is similar function as Timer 2 Mode 1 and keeps the same interrupt scheme in Split Timer 2 Mode 0.





Figure 16–19. Split Timer 2 Mode 1 Structure (AR with Ext. INT)

16.2.8. Split Timer 2 Mode 2 (Capture)


When T2SPL is set in this mode, Timer 2 is split to two 8-bit timers as shown in Figure 16–20. It is similar function as Timer 2 Mode 2 and keeps the same interrupt scheme in Split Timer 2.






16.2.9. Split Timer 2 Mode 3 (Capture with Auto-Zero)

When T2SPL is set in this mode, Timer 2 is split to two 8-bit timers as shown in Figure 16–21. It is similar function as Timer 2 Mode 3 and keeps the same interrupt scheme in Split Timer 2 Mode 0.



16.2.10. Split Timer 2 Mode 4 (8-bit PWM Mode)

In this mode, Timer 2 is an 8-bit PWM mode as shown in Figure 16–22. TH2 and RCAP2H are combined to an 8-bit auto-reload counter. Software configures these two registers to decide the PWM cycle time. TL2 is the PWM compare register to generate PWM waveform. RCAP2L is the PWM buffer register and software will update PWM data in this register. Each TH2 overflow event will set TF2 and load RCAP2L value into TL2. The PWM signal will be output on T2CKO function pin and the output is gated by T2OE in T2MOD register.





16.2.11. Baud-Rate Generator Mode (BRG)

Bits TCLK and/or RCLK in T2CON register allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK=0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 16–23 shows the Timer 2 in baud rate generation mode to generate RX Clock and TX Clock into UART engine (See Figure 18–6.). The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by firmware.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK=1 in T2CON register. Note that a rollover in TH2 does set TF2. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode by setting TF2IG to block TF2 interrupt. Also if the EXEN2 (T2 external enable bit) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented at 1/2 the system clock or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Note:

Refer to Section "18.8.4 Baud Rate in Mode 1 & 3" to get baud rate setting value when using Timer 2 as the baud rate generator.

If Timer 2 in Split Mode 0, TL2 and RCAP2L are combined to an 8-bit baud-rate generator as shown in Figure 16–24. TL2 overflow sets the TF2L which interrupt is enabled by TL2IE. TH2 and RCAP2H act as an 8-bit auto-reload timer/counter function with Timer 2 interrupt capability.






Figure 16–23. Timer 2 in Baud-Rate Generator Mode





16.2.12. Timer 2 Programmable Clock Output

Timer 2 has a Clock-Out Mode (while CP/RL2=0 & T2OE=1). In this mode, Timer 2 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on T2CKO port pin. The input clock (SYSCLK/2, SYSCLK/12 or SYSCLK) increments the 16-bit timer (TH2, TL2). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP2H, RCAP2L) are loaded into (TH2, TL2) for the consecutive counting. Figure 16–25 gives the formula of Timer 2 clock-out frequency: Figure 16–26 shows the clock structure of Timer 2.


Figure 16–25. Timer 2 clock out equation

ncy
ncy RC

Note:

- (1) Timer 2 overflow flag, TF2, will be set when Timer 2 overflows to generate interrupt. But, the TF2 interrupt can be blocked by TF2IG in T2MOD1 register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as Timer 2 clock source, Timer 2 has a programmable output frequency range from 45.7Hz to 3MHz.
- (3) For SYSCLK=12MHz and select SYSCLK as Timer 2 clock source, Timer 2 has a programmable output frequency range from 91.5Hz to 6MHz.

Figure 16–26. Timer 2 in Clock-Out Mode



How to Program Timer 2 in Clock-out Mode

- Select Timer 2 clock source.
- Determine the 16-bit reload value from the formula and enter it in the RCAP2H and RCAP2L registers.
- Enter the same reload value as the initial value in the TH2 and TL2 registers.
- · Set T2OE bit in T2MOD register.
- Set TR2 bit in T2CON register to start the Timer 2.

In the Clock-Out mode, Timer 2 rollovers will also generate a TF2 interrupt. This is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of Timer 2 and its interrupt will be blocked by TF2IG.


If Timer 2 in split mode, the clock output function is generated by TL2 overflow and the output clock frequency is TL2 overflow rate /2. RCAP2L is the TL2's reload value when TL2 overflow. There are four clock source selections for TL2. Before enable split Timer 2 clock output function, software must finish the TL2 clock source configuration. Figure 16–27 gives the formula of TL2 clock-out frequency: Figure 16–28 shows the clock structure of Split Timer 2.

F	igure 16–27. Split Timer 2 clock out equation		
	Split T2 Clock-out Frequency =	TL2 Clock Frequency	
	Split 12 Clock-out Frequency =	2 x (256 – RCAP2L)	

Note:

- (1) TL 2 overflow flag, TF2L, will be set when TL2 overflows to generate interrupt. But, the TF2L interrupt is enabled by TL2IE in T2CON register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as TL2 clock source, TL2 has a programmable output frequency range from 1.95KHz to 500KHz.
- (3) For SYSCLK=12MHz and select SYSCLK as TL2 clock source, TL2 has a programmable output frequency range from 23.44Hz to 6MHz.

Figure 16-28. Split Timer 2 in Clock-Out Mode



How to Program Split Timer 2 in Clock-out Mode

- Select TL2 clock source.
- Determine the 8-bit reload value from the formula and enter it in the RCAP2L register.
- Enter the same reload value as the initial value in the TL2 register.
- Set T2OE bit in T2MOD register.
- Set TR2L bit in T2CON register to start the Timer 2.

In the Clock-Out mode, TL2 rollovers will also generate an interrupt, TF2L. This is similar to when TL2 is used as a baud-rate generator. It is possible to use TL2 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of TL2 in split Timer 2. The TF2L interrupt is enabled by TL2IE in T2CON register.

16.2.13. Timer 2 Register

T2CON: Timer 2 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TF2	EXF2	RCLK/ TF2L	TCLK/ TL2IE	EXEN2	TR2	C/T2	CP/RL2
7	6	5	4	3	2	1	0
SFR Address	s = 0xC8				RESET =	0000-0000	
SFR Page	= 0 Only						

Bit 7: TF2, Timer 2 overflow flag.

0: TF2 must be cleared by software.

1: TF2 is set by a Timer 2 overflow happens. TF2 will not be set when either RCLK=1 or TCLK=1.

Bit 6: EXF2, Timer 2 external flag.

0: EXF2 must be cleared by software.

1: Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX pin and EXEN2=1 or a positive transition on T2EX and T2EXH=1. When Timer 2 interrupt is enabled, EXF2=1 will cause the CPU to vector to the Timer 2 interrupt routine.

TL2IS (T2MOD1.5) must be cleared to enable access to the RCLK bit.

Bit 5: RCLK, Receive clock flag.

- 0: Causes Timer 1 overflow to be used for the receive clock.
- 1: Causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3.

TL2IS (T2MOD1.5) must be set to enable access to the TF2L bit.

- Bit 5: TF2L, TL2 overflow flag in Timer 2 split mode.
- 0: TF2L must be cleared by software.
- 1: TF2L is set by TL2 overflow happened in Timer 2 split mode.

TL2IS (T2MOD1.5) must be cleared to enable access to the TCLK bit.

Bit 4: TCLK, Transmit clock flag.

- 0: Causes Timer 1 overflows to be used for the transmit clock.
- 1: Causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3.

TL2IS (T2MOD1.5) must be set to enable access to the TL2IE bit.

Bit 4: TL2IE, TF2L interrupt enable.

0: Disable TF2L interrupt.

1: Enable TF2L interrupt to share the Timer 2 interrupt vector.

Bit 3: EXEN2, Timer 2 external enable flag on a negative transition of T2EX pin.

- 0: Cause Timer 2 to ignore negative transition events at T2EX pin.
- 1: Allows a capture or reload to occur as a result of a 1-to-0 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.

Bit 2: TR2, Timer 2 Run control bit. If in Timer 2 split mode, it only controls the TH2.

- 0: Disabled to stop the Timer/Counter 2.
- 1: Enabled to start the Timer/Counter 2.

Bit 1: C/T2, Timer 2 clock or counter source selector. The function is active with T2X12 and T2C	KS as following definition:
--	-----------------------------

T2CKS, T2X12, C/T2	Timer 2 Clock Selection	TH2 Clock Selection in split mode			
0 0 0	SYSCLK/12	SYSCLK/12			
0 0 1	T2 Pin	T2 Pin			
0 1 0	SYSCLK	SYSCLK			
0 1 1	INTOET	TL2OF			
1 0 0	SOTOF	S0TOF			
1 0 1	T0OF	T0OF			
1 1 0	AC0ES	AC0ES			
1 1 1	KBIET	KBIET			

Bit 0: CP/RL2, Timer 2 mode control bit. Refer T2MOD.T2MS0 description for the function definition.

T2MOD: Timer 2 Mode Register

SFR Page	SFR Page = 0 Only SFR Address = 0xC9 RESET = 0000-0000								
7	6	5	4	3	2	1	0		
T2SPL	TL2X12/ T2EIP	T2EXH	T2X12	TR2L	TR2LC	T2OE	T2MS0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7: T2SPL, Timer 2 split mode control.

0: Disable Timer 2 to split mode.

1: Enable Timer 2 to split mode.

TL2IS (T2MOD1.5) must be cleared to enable access to the TL2X12 bit. Bit 6: TL2X12, the clock control bit of TL2 in Timer 2 split mode.

TL2CS, TL2X12	TL2 Clock Selection					
0 0	SYSCLK/12					
0 1	SYSCLK					
1 0	S0TOF					
1 1	INTOET					

TL2IS (T2MOD1.5) must be set to enable access to the T2EIP bit.

Bit 6: T2EIP, T2EXI input signal inversion control bit.

0: T2EXI input signal is not inverted.

1: T2EXI input signal is inverted.

Bit 5: T2EXH, Timer 2 external enable flag on a positive transition of T2EX pin.

0: Cause Timer 2 to ignore positive transition events at T2EX pin.

1: Allows a capture or reload to occur as a result of a 0-to1 transition on T2EX pin if Timer 2 is not being used to clock the serial port 0. If Timer 2 is configured to clock the serial port 0, the T2EX remains the external transition detection and reports on EXF2 flag with Timer 2 interrupt.

Bit 4: T2X12, Timer 2 clock source selector. Refer to C/T2 description for the function defined.

Bit 3: TR2L, TL2 Run control bit in Timer 2 split mode.

0: Disabled to stop the TL2.

1: Enabled to start the TL2.

Bit 2: TR2LC, TR2L Cleared control.

0: Disabled the TR2L cleared by hardware event.

1: Enabled the TR2L cleared by the TH2 overflow (Timer 2 in mode 0/1) or capture input (Timer 2 in mode 2/3).

Bit 1: T2OE, Timer 2 clock-out enable bit.

0: Disable Timer 2 clock output.

1: Enable Timer 2 clock output.

Bit 0: T2MS0, Timer 2 mode select bit 0.

,					
T2MS1, CP/RL2, T2MS0	Timer 2 Mode Selection				
0 0 0	Mode 0: Auto-Reload and External Interrupt				
0 0 1	Mode 1: Auto-Reload with External Interrupt				
0 1 0	Mode 2: Capture mode				
0 1 1	Mode 3: Capture with Auto-Zero				
1 0 0	Mode 4: 8-bit PWM if T2SPL = 1				
1 1 0	Mode 6: Duty Capture				
Others	Reserved				

T2MOD1: Timer 2 Mode Register 1

SFR Page	= 1 Only
SFR Address	= 0x93

SFR Address = 0.93 RESET = 0000-0000								
	7	6	5	4	3	2	1	0
TL	2CS	TF2IG	TL2IS	T2CKS	T2MS1	CP2S2	CP2S1	CP2S0
F	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TL2CS. TL2 clock selection in Timer 2 split mode. Refer to T2MOD.TL2X12 description for the function defined.

DECET 0000 0000

Bit 6: TF2IG, TF2 interrupt Ignored.

0: Enabled TF2 interrupt. Default is enabled.

1: Disable TF2 interrupt.

Bit 5: TL2IS, TF2L, TL2IE and T2EIP access control.

0: Enable RCLK and TCLK access function on T2CON.5~4, TL2X12 access on T2MOD.6.

1: Enable TF2L and TL2IE access function on T2CON.5~4, T2EIP access on T2MOD.6.

Bit 4: T2CKS, Timer 2 clock selection. Refer to C/T2 description for the function defined.

Bit 3: T2MS1, Timer 2 mode selection bit 1. Refer T2MOD.T2MS0 description for the function definition.

Bit 2~0: CP2S.2~0. These bits define the capture source selector of Timer 2.

CP2S.2~0	Timer 2 Capture Source Selection						
0 0 0	T2EX Pin						
0 0 1	RXD0						
0 1 0	P6.0 Pin						
0 1 1	INT2ET						
1 0 0	ILRCO						
1 0 1	ACOOUT						
1 1 0	KBIET						
1 1 1	TWI0_SCL						

TL2: Timer 2 Low byte Register

SFR Page	= 0 Only						
SFR Address = 0xCC RESET = 0000-0000							
7	6	5	4	3	2	1	0
TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH2: Timer 2 High byte Register

SFR Page	= 0 Only	-					
SFR Addres	s = 0xCD	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RCAP2L: Timer 2 Capture Low byte Register

SFR Page	= 0 Only		Ū				
SFR Address	s = 0xCA				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCAP2L.7	RCAP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RCAP2H: Timer 2 Capture High byte Register

SFR Page	= 0 Only				
SFR Addres	s = 0xCB				
7	6	5	4	3	

SFR Addres	s = 0xCB				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

AUXR4: Auxiliary Register 4

SFR Page	= 1 only
	0 1 1

SFR Address	s = 0xA4		RESET = 0000-0000				
7	6	5	4	3	2	1	0
T2PS1	T2PS0	T1PS1	T1PS0	AC10E	AC1FLT1	AC00E	AC0FLT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: T2PS1~0, Timer 2 Port pin Selection [1:0].

		· ·
T2PS1~0	T2/T2CKO	T2EX
00	P1.0	P1.1
01	P3.2	P3.3
10	P6.7	P5.7
11	P4.5	P4.4

16.3. Timer 3

Timer 3 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by T3CKS, T3X12 and C/T3. Timer 3 has serval operating modes: Capture, Auto-Reload (up counting), 8-bit PWM, and Programmable Clock-Out, which are selected by bits in the T3CON, T3MOD and T3MOD1 registers.

16.3.1. Timer 3 Mode 0 (Auto-Reload and External Interrupt)

In this mode, Timer 3 provides a 16-bit auto-reload timer/counter. The TF3, Timer 3 overflow flag, is one of the Timer 3 interrupt source which interrupt function can be blocked by TF3IG. EXEN3 enables a 1-to-0 transition at T3EXI to set the flag, EXF3, for an external input interrupt to share the Timer 3 interrupt with TF3. T3EXI is the selection result of 8 Timer 3 external inputs. T3EXH performs the same function as EXEN3 but it enables the detecting a 0-to-1 transition at T3EXI input.

The Timer 3 overflow event (T3OF) in this module will be output to other peripheral as clock input or event source.

Timer 3 Mode 0 is illustrated in Figure 16–29.





Figure 16–29. Timer 3 Mode 0 Structure (Auto-Reload and Exteranl Interrupt Mode)

16.3.2. Timer 3 Mode 1 (Auto-Reload with External Interrupt)

Figure 16–30 shows Timer 3 Mode 1, which enables Timer 3 to count up automatically. In this mode there are two options selected by bit EXEN3 in T3CON register. If EXEN2=0, then Timer 3 counts up to 0FFFFH and sets the TF3 (Overflow Flag) bit upon overflow. This causes the Timer 3 registers to be reloaded with the 16-bit value in RCAP3L and RCAP3H. The values in RCAP3L and RCAP3H are preset by firmware. If EXEN3=1, then a 16-bit reload can be triggered either by a T3 overflow or by a 1-to-0 transition of T3EXI, which is chosen from one of 8 external trigger inputs. This transition also sets the EXF3 bit. The Timer 3 interrupt, if enabled, can be generated when either TF3 or EXF3 are 1. T3EXH performs the same function as EXEN3 but it enables the detecting a 0-to-1 transition at input T3EXI.

Figure 16–30. Timer 3 Mode 1 Structure (Auto-Reload with External Interrupt Mode)



16.3.3. Timer 3 Mode 2 (Capture)

Figure 16–31 shows the capture mode there are two options selected by bit EXEN3 in T3CON. If EXEN3=0, Timer 3 is a 16-bit timer or counter which, upon overflow, sets bit TF3 (Timer 3 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 3 interrupt bit in the EIE2 register). If EXEN3=1, Timer 3 still does the above, but with the added feature that a 1-to-0 transition at T3EXI, one of 8 Timer 3 external inputs, that causes the current value in the Timer 3 registers, TH3 and TL3, to be captured into registers RCAP3H and RCAP3L, respectively. In addition, the transition at T3EXI causes bit EXF3 in T3CON to be set, and the EXF3 bit (like TF3) can generate an interrupt which vectors to the same location as Timer 3 overflow interrupt. T3EXH performs the same function as EXEN3 but it enables the detecting a 0-to-1 transition at T3EXI input.






Figure 16-31. Timer 3 Mode 2 Structure (Capture Mode)

16.3.4. Timer 3 Mode 3 (Capture and Auto-Zero)

Timer 3 Mode 3 is the similar function with Timer 3 Mode 2. There is one difference that the T3EXES, EXF3 event set signal, not only is the capture source of Timer 3 but also clears the content of TL3 and TH3 to 0x0000H.

Timer 3 Mode 3 is illustrated in Figure 16–32.





16.3.5. Timer 3 Mode 6 (Duty Capture)

Timer 3 Mode 6 provides ability to capture cycle time or duty of the input waveform. Three edges of the signal can calculate the cycle and duty. In the timer duty capture mode it needs to clear the TH3:TL3 to 00H. And then start duty capture mode by setting TR3, but the counter will not be started yet, it will wait until the first edge send into the external trigger channel, for example T3EX Pin. It means the first edge value is 00H. And after first edge triggered, the counter start to count. Please note, the first trigger edge of the T3EXI must be the rising edge. And even you set the T3EXH, the first edge will be ignored to trigger EXF3.


Second, if only want to calculate the pulse width, then can set EXEN3 to pass the second edge to trigger EXF3. In this case, when second edge trigger timer to capture its value into RCAP3H: RCAP3L, it also trigger EXF3 for interrupt to know it has been done.


But if you want to get cycle time, then the second edge needs to be blocked by clear EXEN3.

When third edge arrive, it will automatically clear TR3 to stop the counter.

Using the TH3: TL3 (3rd edge), RCAP3H: RCAP3L (2nd edge) and 0 (1set edge) to calculate the cycle time.

Timer 3 Mode 6 is illustrated in Figure 16–33.





16.3.6. Split Timer 3 Mode 0 (AR and Ext. INT)

When T3SPL is set in this mode, Timer 3 operates as two 8-bit timers (TH3 and TL3). Both 8-bit timers operate in upcounter as shown in Figure 16–34. TH3 holds the reload value for RCAP3H and keep the same 8 clock source inputs selection as 16-bit mode. It behaves the 8-bit function liked Timer 3 Mode 0 in 16-bit mode. TL3 holds the reload value for RCAP3L with 4 clock inputs selection. The TR3 bit in T3CON handles the run control for TH3. The TR3L bit in T3MOD handles the run control for TL3. And TH3 overflow can stop the TR3L running when TR3LC is set.

There are 3 interrupt flags in split mode, EXF3, TF3 and TF3L. EXF3 has the same function as 16-bit mode to detect the transition on T3EXI. TF3 is set when TH3 overflows from 0xFF to 0x00 with TF3IG control. TF3L is set when TL3 overflows from 0xFF to 0x00 with interrupt enabled by TL3IE. The EXF3, TF3 and TF3L interrupt flags are not cleared by hardware and must be cleared by software.

By the way, the Timer 3 overflow event (T3OF) in 16-bit timer is replaced by TL3 overflow event (TL3OF) in this split mode.

If TL3IS in T3MOD1 is "0", the bit on T3MOD.6 is the function of TL3X12. If TL3IS is "1", the bit on T3MOD.6 is the function of T3EIP.




Figure 16-34. Split Timer 3 Mode 0 Structure (AR and Ext. INT)

16.3.7. Split Timer 3 Mode 1 (AR with Ext. INT)

When T3SPL is set in this mode, Timer 3 is split to two 8-bit timers as shown in Figure 16–35. It is similar function as Timer 3 Mode 1 and keeps the same interrupt scheme in Split Timer 3 Mode 0.






Figure 16–35. Split Timer 3 Mode 1 Structure (AR with Ext. INT)

16.3.8. Split Timer 3 Mode 2 (Capture)


When T3SPL is set in this mode, Timer 3 is split to two 8-bit timers as shown in Figure 16–36. It is similar function as Timer 3 Mode 2 and keeps the same interrupt scheme in Split Timer 3 Mode 0.





16.3.9. Split Timer 3 Mode 3 (Capture with Auto-Zero)

When T3SPL is set in this mode, Timer 3 is split to two 8-bit timers as shown in Figure 16–37. It is similar function as Timer 3 Mode 3 and keeps the same interrupt scheme in Split Timer 3 Mode 0.



16.3.10. Split Timer 3 Mode 4 (8-bit PWM Mode)

In this mode, Timer 3 is an 8-bit PWM mode as shown in Figure 16–38. TH3 and RCAP3H are combined to an 8-bit auto-reload counter. Software configures these two registers to decide the PWM cycle time. TL3 is the PWM compare register to generate PWM waveform. RCAP3L is the PWM buffer register and software will update PWM data in this register. Each TH3 overflow event will set TF3 and load RCAP3L value into TL3. The PWM signal will be output on T3CKO function pin and the output is gated by T3OE in T3MOD register.




Figure 16–38. Split Timer 3 Mode 4 Structure (8-bit PWM mode)

16.3.11. Timer 3 Programmable Clock Output

Timer 3 has a Clock-Out Mode (while CP/RL3=0 & T3OE=1). In this mode, Timer 3 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on T3CKO port pin. The input clock (SYSCLK/12 or SYSCLK) increments the 16-bit timer (TH3, TL3). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP3H, RCAP3L) are loaded into (TH3, TL3) for the consecutive counting. Figure 16–39 gives the formula of Timer 3 clock-out frequency: Figure 16–40 shows the clock structure of Timer 3.


Figure 16–39. Timer 3 clock out equation

T3 Clock Frequency = T3 Clock Frequency
$\frac{1}{2 \times (65536 - (RCAP3H, RCAP3L))}$

Note:

- (1) Timer 3 overflow flag, TF3, will be set when Timer 3 overflows to generate interrupt. But, the TF3 interrupt can be blocked by TF3IG in T3MOD1 register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as Timer 3 clock source, Timer 3 has a programmable output frequency range from 45.7Hz to 3MHz.
- (3) For SYSCLK=12MHz and select SYSCLK as Timer 3 clock source, Timer 3 has a programmable output frequency range from 91.5Hz to 6MHz.

Figure 16–40. Timer 3 in Clock-Out Mode



How to Program Timer 3 in Clock-out Mode

- Select Timer 3 clock source.
- Determine the 16-bit reload value from the formula and enter it in the RCAP3H and RCAP3L registers.
- Enter the same reload value as the initial value in the TH3 and TL3 registers.
- Set T3OE bit in T3MOD register.
- Set TR3 bit in T3CON register to start the Timer 3.

In the Clock-Out mode, Timer 3 rollovers will also generate a TF3 interrupt. Its interrupt will be blocked by TF3IG.


If Timer 3 in split mode, the clock output function is generated by TL3 overflow and the output clock frequency is TL3 overflow rate /2. RCAP3L is the TL3's reload value when TL3 overflow. There are four clock source selections for TL3. Before enable split Timer 3 clock output function, software must finish the TL3 clock source configuration. Figure 16–41 gives the formula of TL3 clock-out frequency: Figure 16–42 shows the clock structure of Split Timer 3.

Liauro	16 11	Colit	Time or (0.1t 0	quation
гюше	10-41.	SOIL	птег.	S CIOCK	oure	QUALION
		• • • • •				90.0.0.0

Note:

- (1) TL3 overflow flag, TF3L, will be set when TL3 overflows to generate interrupt. But, the TF3L interrupt is enabled by TL3IE in T3CON register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as TL3 clock source, TL3 has a programmable output frequency range from 1.95KHz to 500KHz.
- (3) For SYSCLK=12MHz and select SYSCLK as TL3 clock source, TL3 has a programmable output frequency range from 23.44Hz to 6MHz.

Figure 16-42. Split Timer 3 in Clock-Out Mode



How to Program Split Timer 3 in Clock-out Mode

- Select TL3 clock source.
- Determine the 8-bit reload value from the formula and enter it in the RCAP3L register.
- Enter the same reload value as the initial value in the TL3 register.
- Set T3OE bit in T3MOD register.
- Set TR3L bit in T3CON register to start the Timer 3.

In the Clock-Out mode, TL3 rollovers will not generate an interrupt, TF3L. This is similar to when TL3 is used as a baud-rate generator. It is possible to use TL3 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of TL3 in split Timer 3. The TF3L interrupt is enabled by TL3IE in T3CON register.

16.3.12. Timer 3 Register

T3CON: Timer 3 Control Register

SFR Page	= 1 Only						
SFR Address	= 0xC8	RESET = 0000-0000					
7	6	5	4	3	2	1	0
TF3	EXF3	TF3L	TL3IE	EXEN3	TR3	C/T3	CP/RL3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF3, Timer 3 overflow flag.

0: TF3 must be cleared by software.

1: TF3 is set by a Timer 3 overflow happens.

Bit 6: EXF3, Timer 3 external flag.

0: EXF3 must be cleared by software.

1: Timer 3 external flag set when either a capture or reload is caused by a negative transition on T3EX pin and EXEN3=1 or a positive transition on T3EX and T3EXH=1. When Timer 3 interrupt is enabled, EXF3=1 will cause the CPU to vector to the Timer 3 interrupt routine. When the MCU is in power-down mode and Timer 3 interrupt is enabled, the EXF3 is forced to level-sensitive triggered with wake-up MCU capability.

Bit 5: TF3L, TL3 overflow flag in Timer 3 split mode.

0: TF3L must be cleared by software.

1: TF3L is set by TL3 overflow happened in Timer 3 split mode.

Bit 4: TL3IE, TF3L interrupt enable.

0: Disable TF3L interrupt.

1: Enable TF3L interrupt to share the Timer 3 interrupt vector.

Bit 3: EXEN3, Timer 3 external enable flag on a negative transition of the Timer 3 external input.

- 0: Cause Timer 3 to ignore negative transition events at Timer 3 external input.
- 1: Allows a capture or reload to occur as a result of a 1-to-0 transition on Timer 3 external input. If Timer 3 is configured to mode 0 which does no behave capture or reload function, the Timer 3 external input remains the external transition detection and reports on EXF3 flag with Timer 3 interrupt.

Bit 2: TR3, Timer 3 Run control bit. If in Timer 3 split mode, it only controls the TH3.

0: Disabled to stop the Timer/Counter 3.

1: Enabled to start the Timer/Counter 3.

Bit 1: C/T3, Timer 3 clock or counter source selector. The function is active with T3X12 and T3CKS as following definition:

T3CKS, T3X12, C/T3	Timer 3 Clock Selection	TH3 Clock Selection in split mode
0 0 0	SYSCLK/12	SYSCLK/12
0 0 1	T3 Pin	T3 Pin
0 1 0	SYSCLK	SYSCLK
0 1 1	INT1ET	TL3OF
1 0 0	S1TOF	S1TOF
1 0 1	T0OF	T0OF
1 1 0	AC1ES	AC1ES
1 1 1	T1OF	T1OF

Bit 0: CP/RL3, Timer 3 mode control bit. Refer T3MOD.T3MS0 description for the function definition.

T3MOD: Timer 3 Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T3SPL	TL3X12/ T3EIP	T3EXH	T3X12	TR3L	TR3LC	T3OE	T3MS0
7	6	5	4	3	2	1	0
SFR Address	s = 0xC9				RESET =	0000-0000	
SFR Page	= 1 Only						

Bit 7: T3SPL, Timer 3 split mode control.

0: Disable Timer 3 to split mode.

1: Enable Timer 3 to split mode.

TL3IS (T3MOD1.5) must be cleared to enable access to the TL3X12 bit. Bit 6: TL3X12, the clock control bit of TL3 in Timer 3 split mode.

,	
TL3CS, TL3X12	TL3 Clock Selection
0 0	SYSCLK/12
0 1	SYSCLK
1 0	S1TOF
1 1	INT1ET

TL3IS (T3MOD1.5) must be set to enable access to the T3EIP bit.

Bit 6: T3EIP, T3EXI input signal inversion control bit.

0: T3EXI input signal is not inverted.

1: T3EXI input signal is inverted.

Bit 5: T3EXH, Timer 3 external enable flag on a positive transition of T3EX pin.

0: Cause Timer 3 to ignore positive transition events at T3EX pin.

1: Allows a capture or reload to occur as a result of a 0-to1 transition on T3EX pin and set EXF3.

Bit 4: T3X12, Timer 3 clock source selector. Refer to C/T3 description for the function defined.

Bit 3: TR3L, TL3 Run control bit in Timer 3 split mode.

0: Disabled to stop the TL3.

1: Enabled to start the TL3.

Bit 2: TR3LC, TR3L Cleared control.

0: Disabled the TR3L cleared by hardware event.

1: Enabled the TR3L cleared by the TH3 overflow (Timer 3 in mode 0/1) or capture input (Timer 3 in mode 2/3).

Bit 1: T3OE, Timer 3 clock-out enable bit.

0: Disable Timer 3 clock output.

1: Enable Timer 3 clock output.

Bit 0: T3MS0, Timer 3 mode select bit 0.

-		
ĺ	T3MS1, CP/RL3, T3MS0	Timer 3 Mode Selection
	0 0 0	Mode 0: Auto-Reload and External Interrupt
	0 0 1	Mode 1: Auto-Reload with External Interrupt
	0 1 0	Mode 2: Capture mode
	0 1 1	Mode 3: Capture with Auto-Zero
	1 0 0	Mode 4: 8-bit PWM if T3SPL = 1
	1 1 0	Mode 6: Duty Capture
	Others	Reserved

T3MOD1: Timer 3 Mode Register 1

SFR Page SFR Addres	= 2 Only s = 0x93				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL3CS	TF3IG	TL3IS	T3CKS	T3MS1	CP3S2	CP3S1	CP3S0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TL3CS. TL3 clock selection in Timer 3 split mode. Refer to T3MOD.TL3X12 description for the function defined.

Bit 6: TF3IG, TF3 interrupt Ignored.0: Enabled TF3 interrupt. Default is enabled.1: Disable TF3 interrupt.

Bit 5: TL3IS, TL3X12/T3EIP access control. 0: Enable TL3X12 access on T3MOD.6. 1: Enable T3EIP access on T3MOD.6.

Bit 4: T3CKS, Timer 3 clock selection. Refer to C/T3 description for the function defined.

Bit 3: T3MS1, Timer 3 mode selection bit 1. Refer T3MOD.T3MS0 description for the function definition.

CP3S.2~0	Timer 3 Capture Source Selection
0 0 0	T3EX Pin
0 0 1	INTOET
0 1 0	P6.0 Pin
0 1 1	nSS Pin
1 0 0	KBIET
1 0 1	ACOOUT
1 1 0	AC1OUT
1 1 1	ILRCO

TL3: Timer 3 Low byte Register

SFR Page	= 1 Only	- J					
SFR Address					RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL3.7	TL3.6	TL3.5	TL3.4	TL3.3	TL3.2	TL3.1	TL3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TH3: Timer SFR Page SFR Address	= 1 Only				RESET =	0000-0000	
7	6	5	4	3	2	1	0

TH3.4

R/W

RCAP3L: Timer 3 Capture Low byte Register

TH3.5

R/W

TH3.6

R/W

NOAI SE. II	mer 5 Captu		Register				
SFR Page	= 1 Only						
SFR Address	s = 0xCA				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCAP3L.7	RCAP3L.6	RCAP3L.5	RCAP3L.4	RCAP3L.3	RCAP3L.2	RCAP3L.1	RCAP3L.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TH3.3

R/W

TH3.2

R/W

TH3.1

R/W

TH3.0

R/W

RCAP3H: Timer 3 Capture High byte Register

SFR Page = 1 Only

TH3.7

R/W

SFR Address	s = 0xCB				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCAP3H.7	RCAP3H.6	RCAP3H.5	RCAP3H.4	RCAP3H.3	RCAP3H.2	RCAP3H.1	RCAP3H.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

AUXR8: Auxiliary Register 8

SFR Page	= 5 only						
SFR Address	= 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE7	POE6	C0PPS2	0	0	S1COPS	T3PS1	T3PS0
R/W	R/W	R/W	W	W	R/W	R/W	R/W

Bit 1~0: T3PS1~0, Timer 3 Port pin Selection [1:0].

T3PS1~0	T3/T3CKO	T3EX
0 0	P4.6	P0.0
0 1	P3.3	P3.2
10	P2.1	P2.0
11	P6.6	P6.5

16.4. Timer 4

Timer 4 is a 16-bit Timer/Counter which can operate either as a timer or an event counter, as selected by T4CKS, T4X12 and C/T4. Timer 4 has serval operating modes: Capture, Auto-Reload (up counting), 8-bit PWM, and Programmable Clock-Out, which are selected by bits in the T4CON, T4MOD and T4MOD1 registers.

16.4.1. Timer 4 Mode 0 (Auto-Reload and External Interrupt)

In this mode, Timer 4 provides a 16-bit auto-reload timer/counter. The TF4, Timer 4 overflow flag, is one of the Timer 4 interrupt sources which interrupt function can be blocked by TF4IG. EXEN4 enables a 1-to-0 transition at T4EXI to set the flag, EXF4, for an external input interrupt to share the Timer 4 interrupt with TF4. T4EXI is the selection result of 8 Timer 4 external inputs. T4EXH performs the same function as EXEN4 but it enables the detecting a 0-to-1 transition at T4EXI input.

The Timer 4 overflow event (T4OF) in this module will be output to other peripheral as clock input or event source.

Timer 4 Mode 0 is illustrated in Figure 16-43.





Figure 16-43. Timer 4 Mode 0 Structure (Auto-Reload and Exteranl Interrupt Mode)

16.4.2. Timer 4 Mode 1 (Auto-Reload with External Interrupt)

Figure 16–44 shows Timer 4 Mode 1, which enables Timer 4 to count up automatically. In this mode there are two options selected by bit EXEN4 in T4CON register. If EXEN4=0, then Timer 4 counts up to 0FFFFH and sets the TF4 (Overflow Flag) bit upon overflow. This causes the Timer 4 registers to be reloaded with the 16-bit value in RCAP4L and RCAP4H. The values in RCAP4L and RCAP4H are preset by firmware. If EXEN4=1, then a 16-bit reload can be triggered either by a T4 overflow or by a 1-to-0 transition of T4EXI, which is chosen from one of 8 external trigger inputs. This transition also sets the EXF4 bit. The Timer 4 interrupt, if enabled, can be generated when either TF4 or EXF4 are 1. T4EXH performs the same function as EXEN4 but it enables the detecting a 0-to-1 transition at input T4EXI.





16.4.3. Timer 4 Mode 2 (Capture)

Figure 16–45 shows the capture mode there are two options selected by bit EXEN4 in T4CON. If EXEN4=0, Timer 4 is a 16-bit timer or counter which, upon overflow, sets bit TF4 (Timer 4 overflow flag). This bit can then be used to generate an interrupt (by enabling the Timer 4 interrupt bit in the EIE2 register). If EXEN4=1, Timer 4 still does the above, but with the added feature that a 1-to-0 transition at T4EXI, one of 8 Timer 4 external inputs, that causes the current value in the Timer 4 registers, TH4 and TL4, to be captured into registers RCAP4H and RCAP4L, respectively. In addition, the transition at T4EXI causes bit EXF4 in T4CON to be set, and the EXF4 bit (like TF4) can generate an interrupt which vectors to the same location as Timer 4 overflow interrupt. T4EXH performs the same function as EXEN4 but it enables the detecting a 0-to-1 transition at T4EXI input.




Figure 16-45. Timer 4 Mode 2 Structure (Capture Mode)

16.4.4. Timer 4 Mode 3 (Capture and Auto-Zero)

Timer 4 Mode 3 is the similar function with Timer 4 Mode 2. There is one difference that the T4EXES, EXF4 event set signal, not only is the capture source of Timer 4 but also clears the content of TL4 and TH4 to 0x0000H.

Timer 4 Mode 3 is illustrated in Figure 16–46.




Figure 16–46. Timer 4 Mode 3 Structure (Capture with Auto-Zero on TL4 & TH4)

16.4.5. Timer 4 Mode 6 (Duty Capture)

Timer 4 Mode 6 provides ability to capture cycle time or duty of the input waveform. Three edges of the signal can calculate the cycle and duty. In the timer duty capture mode it needs to clear the TH4:TL4 to 00H. And then start duty capture mode by setting TR4, but the counter will not be started yet, it will wait until the first edge send into the external trigger channel, for example T4EX Pin. It means the first edge value is 00H. And after first edge triggered, the counter start to count. Please note, the first trigger edge of the T4EXI must be the rising edge. And even you set the T4EXH, the first edge will be ignored to trigger EXF4.


Second, if only want to calculate the pulse width, then can set EXEN4 to pass the second edge to trigger EXF4. In this case, when second edge trigger timer to capture its value into RCAP4H: RCAP4L, it also trigger EXF4 for interrupt to know it has been done.


But if you want to get cycle time, then the second edge needs to be blocked by clear EXEN4.

When third edge arrive, it will automatically clear TR4 to stop the counter.

Using the TH4: TL4 (3rd edge), RCAP4H: RCAP4L (2nd edge) and 0 (1set edge) to calculate the cycle time.

Timer 4 Mode 6 is illustrated in Figure 16–47.





16.4.6. Split Timer 4 Mode 0 (AR and Ext. INT)

When T4SPL is set in this mode, Timer 4 operates as two 8-bit timers (TH4 and TL4). Both 8-bit timers operate in upcounter as shown in Figure 16–48. TH4 holds the reload value for RCAP4H and keep the same 8 clock source inputs selection as 16-bit mode. It behaves the 8-bit function liked Timer 4 Mode 0 in 16-bit mode. TL4 holds the reload value for RCAP4L with 4 clock inputs selection. The TR4 bit in T4CON handles the run control for TH4. The TR4L bit in T4MOD handles the run control for TL4. And TH4 overflow can stop the TR4L running when TR4LC is set.

There are 3 interrupt flags in split mode, EXF4, TF4 and TF4L. EXF4 has the same function as 16-bit mode to detect the transition on T4EXI. TF4 is set when TH4 overflows from 0xFF to 0x00 with TF4IG control. TF4L is set when TL4 overflows from 0xFF to 0x00 with interrupt enabled by TL4IE. The EXF4, TF4 and TF4L interrupt flags are not cleared by hardware and must be cleared by software.

By the way, the Timer 4 overflow event (T4OF) in 16-bit timer is replaced by TL4 overflow event (TL4OF) in this split mode.

If TL4IS in T4MOD1 is "0", the bit on T4MOD.6 is the function of TL4X12. If TL4IS is "1", the bit on T4MOD.6 is the function of T4EIP.




Figure 16-48. Split Timer 4 Mode 0 Structure (AR and Ext. INT)

16.4.7. Split Timer 4 Mode 1 (AR with Ext. INT)

When T4SPL is set in this mode, Timer 4 is split to two 8-bit timers as shown in Figure 16–49. It is similar function as Timer 4 Mode 1 and keeps the same interrupt scheme in Split Timer 4 Mode 0.




Figure 16–49. Split Timer 4 Mode 1 Structure (AR with Ext. INT)

16.4.8. Split Timer 4 Mode 2 (Capture)

When T4SPL is set in this mode, Timer 4 is split to two 8-bit timers as shown in Figure 16–50. It is similar function as Timer 4 Mode 2 and keeps the same interrupt scheme in Split Timer 4 Mode 0.





Figure 16-50. Split Timer 4 Mode 2 Structure (Capture)

16.4.9. Split Timer 4 Mode 3 (Capture with Auto-Zero)

When T4SPL is set in this mode, Timer 4 is split to two 8-bit timers as shown in Figure 16–51. It is similar function as Timer 4 Mode 3 and keeps the same interrupt scheme in Split Timer 4 Mode 0.



16.4.10. Split Timer 4 Mode 4 (8-bit PWM Mode)

In this mode, Timer 4 is an 8-bit PWM mode as shown in Figure 16–52. TH4 and RCAP4H are combined to an 8-bit auto-reload counter. Software configures these two registers to decide the PWM cycle time. TL4 is the PWM compare register to generate PWM waveform. RCAP4L is the PWM buffer register and software will update PWM data in this register. Each TH4 overflow event will set TF4 and load RCAP4L value into TL4. The PWM signal will be output on T4CKO function pin and the output is gated by T4OE in T4MOD register.




Figure 16–52. Split Timer 4 Mode 4 Structure (8-bit PWM mode)

16.4.11. Timer 4 Programmable Clock Output

Timer 4 has a Clock-Out Mode (while CP/RL4=0 & T4OE=1). In this mode, Timer 4 operates as a programmable clock generator with 50% duty-cycle. The generated clocks come out on T4CKO port pin. The input clock (SYSCLK/12 or SYSCLK) increments the 16-bit timer (TH4, TL4). The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the contents of (RCAP4H, RCAP4L) are loaded into (TH4, TL4) for the consecutive counting. Figure 16–53 gives the formula of Timer 4 clock-out frequency: Figure 16–54 shows the clock structure of Timer 4.


Figure 16–53. Timer 4 clock out equation

T4 Clock-out Frequency = -	T4 Clock Frequency
14 Clock-out Flequency = -	2 x (65536 – (RCAP4H, RCAP4L))

Note:

- (1) Timer 4 overflow flag, TF4, will be set when Timer 4 overflows to generate interrupt. But, the TF4 interrupt can be blocked by TF4IG in T4MOD1 register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as Timer 4 clock source, Timer 4 has a programmable output frequency range from 45.7Hz to 3MHz.
- (3) For SYSCLK=12MHz and select SYSCLK as Timer 4 clock source, Timer 4 has a programmable output frequency range from 91.5Hz to 6MHz.

Figure 16–54. Timer 4 in Clock-Out Mode



How to Program Timer 4 in Clock-out Mode

- Select Timer 4 clock source.
- Determine the 16-bit reload value from the formula and enter it in the RCAP4H and RCAP4L registers.
- Enter the same reload value as the initial value in the TH4 and TL4 registers.
- Set T4OE bit in T4MOD register.
- Set TR4 bit in T4CON register to start the Timer 4.

In the Clock-Out mode, Timer 4 rollovers will also generate a TF4 interrupt. Its interrupt will be blocked by TF4IG.


If Timer 4 in split mode, the clock output function is generated by TL4 overflow and the output clock frequency is TL4 overflow rate /2. RCAP4L is the TL4's reload value when TL4 overflow. There are four clock source selections for TL4. Before enable split Timer 4 clock output function, software must finish the TL4 clock source configuration. Figure 16–55 gives the formula of TL4 clock-out frequency: Figure 16–56 shows the clock structure of Split Timer 4.

Elauro 16 55 C	plit Timer 4 clock	out oquation
FIGULE 10-00. 0		

Note:

- (1) TL4 overflow flag, TF4L, will be set when TL4 overflows to generate interrupt. But, the TF4L interrupt is enabled by TL4IE in T4CON register.
- (2) For SYSCLK=12MHz and select SYSCLK/12 as TL4 clock source, TL4 has a programmable output frequency range from 1.95KHz to 500KHz.
- (3) For SYSCLK=12MHz and select SYSCLK as TL4 clock source, TL4 has a programmable output frequency range from 23.44Hz to 6MHz.

Figure 16–56. Split Timer 4 in Clock-Out Mode



How to Program Split Timer 4 in Clock-out Mode

- Select TL4 clock source.
- Determine the 8-bit reload value from the formula and enter it in the RCAP4L register.
- Enter the same reload value as the initial value in the TL4 register.
- Set T4OE bit in T4MOD register.
- Set TR4L bit in T4CON register to start the Timer 4.

In the Clock-Out mode, TL4 rollovers will not generate an interrupt, TF4L. This is similar to when TL4 is used as a baud-rate generator. It is possible to use TL4 as a baud rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the clock-out frequency depend on the same overflow rate of TL4 in split Timer 4. The TF3L interrupt is enabled by TL4IE in T4CON register.

16.4.12. Timer 4 Register

T4CON: Timer 4 Control Register

SFR Page	= 2 Only						
SFR Address	= 0xC8				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TF4	EXF4	TF4L	TL4IE	EXEN4	TR4	C/T4	CP/RL4
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TF4, Timer 4 overflow flag.

0: TF4 must be cleared by software.

1: TF4 is set by a Timer 4 overflow happens.

Bit 6: EXF4, Timer 4 external flag.

0: EXF4 must be cleared by software.

1: Timer 4 external flag set when either a capture or reload is caused by a negative transition on T4EX pin and EXEN4=1 or a positive transition on T4EX and T4EXH=1. When Timer 4 interrupt is enabled, EXF4=1 will cause the CPU to vector to the Timer 4 interrupt routine. When the MCU is in power-down mode and Timer 4 interrupt is enabled, the EXF4 is forced to level-sensitive triggered with wake-up MCU capability.

Bit 5: TF4L, TL4 overflow flag in Timer 4 split mode.

0: TF4L must be cleared by software.

1: TF4L is set by TL4 overflow happened in Timer 4 split mode.

Bit 4: TL4IE, TF4L interrupt enable.

0: Disable TF4L interrupt.

1: Enable TF4L interrupt to share the Timer 4 interrupt vector.

Bit 3: EXEN4, Timer 4 external enable flag on a negative transition of the Timer 4 external input.

- 0: Cause Timer 4 to ignore negative transition events at Timer 4 external input.
- 1: Allows a capture or reload to occur as a result of a 1-to-0 transition on Timer 4 external input. If Timer 4 is configured to mode 0 which does no behave capture or reload function, the Timer 4 external input remains the external transition detection and reports on EXF4 flag with Timer 4 interrupt.

Bit 2: TR4, Timer 4 Run control bit. If in Timer 4 split mode, it only controls the TH4.

0: Disabled to stop the Timer/Counter 4.

1: Enabled to start the Timer/Counter 4.

Bit 1: C/T4, Timer 4 clock or counter source selector. The function is active with T4X12 and T4CKS as following definition:

T4CKS, T4X12, C/T4	Timer 4 Clock Selection	TH4 Clock Selection in split mode
0 0 0	SYSCLK/12	SYSCLK/12
0 0 1	T4 Pin	T4 Pin
0 1 0	SYSCLK	SYSCLK
0 1 1	INT2ET	TL4OF
1 0 0		
1 0 1	T0OF	T0OF
1 1 0	AC2ES	AC2ES
1 1 1	ACOES	AC0ES

Bit 0: CP/RL4, Timer 4 mode control bit. Refer T4MOD.T4MS0 description for the function definition.

T4MOD: Timer 4 Mode Register

SFR Page	= 2 Only						
SFR Addres	s = 0xC9	RESET = 0000-0000					
7	6	5	4	3	2	1	0
T4SPL	TL4X12/ T4EIP	T4EXH	T4X12	TR4L	TR4LC	T4OE	T4MS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: T4SPL, Timer 4 split mode control.

0: Disable Timer 4 to split mode.

1: Enable Timer 4 to split mode.

TL4IS (T4MOD1.5) must be cleared to enable access to the TL4X12 bit. Bit 6: TL4X12, the clock control bit of TL4 in Timer 4 split mode.

TL4CS, TL4X12	TL4 Clock Selection
0 0	SYSCLK/12
0 1	SYSCLK
1 0	
1 1	INT2ET

TL4IS (T4MOD1.5) must be set to enable access to the T4EIP bit.

Bit 6: T4EIP, T4EXI input signal inversion control bit.

0: T4EXI input signal is not inverted.

1: T4EXI input signal is inverted.

Bit 5: T4EXH, Timer 4 external enable flag on a positive transition of T4EX pin.

0: Cause Timer 4 to ignore positive transition events at T4EX pin.

1: Allows a capture or reload to occur as a result of a 0-to1 transition on T4EX pin and set EXF4.

Bit 4: T4X12, Timer 4 clock source selector. Refer to C/T4 description for the function defined.

Bit 3: TR4L, TL4 Run control bit in Timer 4 split mode.

0: Disabled to stop the TL4.

1: Enabled to start the TL4.

Bit 2: TR4LC, TR4L Cleared control.

0: Disabled the TR4L cleared by hardware event.

1: Enabled the TR4L cleared by the TH4 overflow (Timer 4 in mode 0/1) or capture input (Timer 4 in mode 2/3).

Bit 1: T4OE, Timer 4 clock-out enable bit.

0: Disable Timer 4 clock output.

1: Enable Timer 4 clock output.

Bit 0: T4MS0, Timer 4 mode select bit 0.

Timer 4 Mode Selection
Mode 0: Auto-Reload and External Interrupt
Mode 1: Auto-Reload with External Interrupt
Mode 2: Capture mode
Mode 3: Capture with Auto-Zero
Mode 4: 8-bit PWM if T4SPL = 1
Mode 6: Duty Capture
Reserved

T4MOD1: Timer 4 Mode Register 1

SFR Page	= 3 Only						
SFR Addres	s = 0x93				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL4CS	TF4IG	TL4IS	T4CK2	T4MS1	CP4S2	CP4S1	CP4S0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: TL4CS. TL4 clock selection in Timer 4 split mode. Refer to T4MOD.TL4X12 description for the function defined.

Bit 6: TF4IG, TF4 interrupt Ignored.0: Enabled TF4 interrupt. Default is enabled.1: Disable TF4 interrupt.

Bit 5: TL4IS, TL4X12/T4EIP access control. 0: Enable TL4X12 access on T4MOD.6. 1: Enable T4EIP access on T4MOD.6.

Bit 4: T4CKS, Timer 4 clock selection. Refer to C/T4 description for the function defined.

Bit 3: T4MS1, Timer 4 mode selection bit 1. Refer T4MOD.T4MS0 description for the function definition.

Bit 2~0: CP4S.2~0. These bits define the capture source selector of Timer 4.	Bit 2~0: CP4S.2~0	. These bits define the ca	apture source selector of Timer 4.
--	-------------------	----------------------------	------------------------------------

CP4S.2~0	Timer 4 Capture Source Selection
0 0 0	T4EX Pin
0 0 1	nSS Pin
0 1 0	INT3ET
0 1 1	
1 0 0	
1 0 1	ACOOUT
1 1 0	AC2OUT
1 1 1	TWI1_SCL

TL4: Timer 4 Low byte Register

		logicite.					
SFR Page = 2 Only							
SFR Address	s = 0xCC				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL4.7	TL4.6	TL4.5	TL4.4	TL4.3	TL4.2	TL4.1	TL4.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TH4: Timer 4 High byte RegisterSFR Page= 2 OnlySFR Address= 0xCDRESET= 0000-0000							
7	6	5	4	3	2	1	0
TH4.7	TH4.6	TH4.5	TH4.4	TH4.3	TH4.2	TH4.1	TH4.0

RCAP4L: Timer 4 Capture Low byte Register

R/W

R/W

NOAT 4L. TIME 4 Ouplate Low Syle Register							
SFR Page	= 2 Only						
SFR Address	s = 0xCA				RESET = (0000-0000	
7	6	5	4	3	2	1	0
RCAP4L.7	RCAP4L.6	RCAP4L.5	RCAP4L.4	RCAP4L.3	RCAP4L.2	RCAP4L.1	RCAP4L.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

R/W

R/W

R/W

R/W

R/W

RCAP4H: Timer 4 Capture High byte Register

SFR Page = 2 Only

R/W

SFR Addres	s = 0xCB				RESET =	0000-0000	
7	6	5	4	3	2	1	0
RCAP4H.7	RCAP4H.6	RCAP4H.5	RCAP4H.4	RCAP4H.3	RCAP4H.2	RCAP4H.1	RCAP4H.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

AUXR13: Auxiliary Register 13

SFR Page	= Å only	
OFICE age	= A only	

SFR Addres	s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
0	S3PS0	0	S2PS0	0	T4FCS	T4PS1	T4PS0
W	R/W	W	R/W	W	R/W	R/W	R/W

Bit 1~0: T4PS1~0, Timer 4 Port pin Selection [1:0].

T4PS1~0	T4/T4CKO	T4EX
0 0	P7.0	P7.1
0 1	P3.7	P3.6
10	P7.2	P5.0
11	P3.6	P3.7

16.5. Timer Global Control

When the applications are asking all timers work together in sync mode, it can set the registers to Start, Reload and Stop the timers.

16.5.1. Global Enable for all Timer Run

When the applications are asking all timers work together in sync mode, just need to set the TRxE or TRxLE in TREN0 to start the timer at the same time. Those registers will be auto cleared by hardware after writing "1" into it.

TREN0: Timer Run Enalbe Register 0

S	SFR Page	= 1 Only							
SFR Address = 0x95 RESET = 0000-0000									
	7	6	5	4	3	2	1	0	
	TR4LE	TR3LE	TR2LE	TR4E	TR3E	TR2E	TR1E	TR0E	
_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7, TR4LE, write "1" on this bit to set TR4L enabled (TR4L=1) when Timer 4 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

- Bit 6, TR3LE, write "1" on this bit to set TR3L enabled (TR3L=1) when Timer 3 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 5, TR2LE, write "1" on this bit to set TR2L enabled (TR2L=1) when Timer 2 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 4, TR4E, write "1" on this bit to set TR4 enabled (TR4=1). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 3, TR3E, write "1" on this bit to set TR3 enabled (TR3=1). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 2, TR2E, write "1" on this bit to set TR2 enabled (TR2=1). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 1, TR1E, write "1" on this bit to set TR1 enabled (TR1=1). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 0, TR0E, write "1" on this bit to set TR0 enabled (TR0=1). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

16.5.2. Global Control for all Timer Reload

TRLC0: Timer Reload Control Register 0

SFR Page = 2 Only								
SFR Address = 0x95 RESET = 0000-0000								
7	6	5	4	3	2	1	0	
TL4RLC	TL3RLC	TL2RLC	T4RLC	T3RLC	T2RLC	T1RLC	TORLC	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

- Bit 7, TL4RLC, write "1" on this bit to force TL4 reload condition happened when Timer 4 in split mode. This bit is autocleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 6, TL3RLC, write "1" on this bit to force TL3 reload condition happened when Timer 3 in split mode. This bit is autocleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 5, TL2RLC, write "1" on this bit to force TL2 reload condition happened when Timer 2 in split mode. This bit is autocleared by hardware after writing "1" operation. Write "0" on this bit is no action.

Bit 4, T4RLC, write "1" on this bit to force TH4 and TL4 reload condition happened when Timer 4 not in split mode. Or

force TH4 reload condition happened when Timer 4 in split mode. The force reload is not available if the timer in duty capture mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

- Bit 3, T3RLC, write "1" on this bit to force TH3 and TL3 reload condition happened when Timer 3 not in split mode. Or force TH3 reload condition happened when Timer 3 in split mode. The force reload is not available if the timer in duty capture mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 2, T2RLC, write "1" on this bit to force TH2 and TL2 reload condition happened when Timer 2 not in split mode. Or force TH2 reload condition happened when Timer 2 in split mode. The force reload is not available if the timer in duty capture mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 1, T1RLC, write "1" on this bit to force TH1/TL1 reload condition happened. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 0, TORLC, write "1" on this bit to force TH0/TL0 reload condition happened. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

16.5.3. Global Control for all Timer Stop

TSPC0: Timer Stop Control Register 0

7	6	5	4	3	
SFR Address	s = 0x95				
SFR Page	= 3 Only				

SFR Addres	s = 0x95				RESET =	0000-0000	
7	6	5	4	3	2	1	0
TL4SC	TL3SC	TL2SC	T4SC	T3SC	T2SC	T1SC	TOSC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7, TL4SC, write "1" on this bit to set TR4L disabled (TR4L=0) when Timer 4 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

- Bit 6, TL3SC, write "1" on this bit to set TR3L disabled (TR3L=0) when Timer 3 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 5, TL2SC, write "1" on this bit to set TR2L disabled (TR2L=0) when Timer 2 in split mode. This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 4, T4SC, write "1" on this bit to set TR4 disabled (TR4=0). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 3, T3SC, write "1" on this bit to set TR3 disabled (TR3=0). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 2, T2SC, write "1" on this bit to set TR2 disabled (TR2=0). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 1, T1SC, write "1" on this bit to set TR1 disabled (TR1=0). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.
- Bit 0, T0SC, write "1" on this bit to set TR0 disabled (TR0=0). This bit is auto-cleared by hardware after writing "1" operation. Write "0" on this bit is no action.

17. Programmable Counter Array (PCA0)

The **MGEQ1C064** is equipped with a Programmable Counter Array (PCA0), which provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy.

17.1. PCA Overview


The PCA consists of a dedicated timer/counter which serves as the time base for an array of **Six** capture /compare/PWM modules and **Two** compare/PWM modules. Figure 17–1 shows a block diagram of the PCA. Notice that the PCA timer and modules are all 16-bits. If an external event is associated with a module, that function is shared with the corresponding Port pin. If the module is not using the port pin, the pin can still be used for standard I/O.

Module 0~5 can be programmed in any one of the following modes:

- Rising and/or Falling Edge Capture
- Software Timer (Compare)
- High Speed Output (Compare Output)
- Pulse Width Modulator Output (PWM)
- Compare Output on PWM Match case (COPM)

Module 6~7 also support the upper modes except Rising and/or Falling Edge capture. All of these modes will be discussed later in detail. However, let's first look at how to set up the PCA timer and modules.

Figure 17–1. PCA Block Diagram



17.2. PCA Timer/Counter


The timer/counter for the PCA is a auto-reload 16-bit timer consisting of registers CH and CL (the high and low bytes of the count values), CHRL, CLRL (the high and low bytes reload registers), as shown in Figure 17–2. CHRL and CLRL are reloaded to CH and CL at each time overflow on {CH+CL} counter which can change the PCA cycle time for variable PWM resolution, such as 7-bit or 9-bit PWM.

{CH + CL} is the common time base for all modules and its clock input can be selected from the following source:

- 1/12 the system clock frequency,
- 1/2 the system clock frequency,
- The Timer 0 overflow, which allows for a range of slower clock inputs to the timer,
- External clock input, 1-to-0 transitions, on ECI pin,
- CKMIX16, refer Section "9.1 Clock Structure",
- Directly from the system clock frequency,
- The S0BRG overflow, S0TOF,
- MCKDO, refer Section "9.1 Clock Structure".

Special Function Register CMOD contains the Count Pulse Select bits (CPS2, CPS1 and CPS0) to specify the PCA timer input. When CPS[2:0] indexes CKMIX16 or MCKDO, the frequency of the input clock sources must \geq CPUCLK x3 and \geq SYSCLK x2. This register also contains the ECF bit which enables an interrupt when the counter {CH+CL} overflows. And the counter overflow toggles C0COR, it will output on port pin when C0CKOE is enabled. In addition, the user has the option of turning off the PCA timer during Idle Mode by setting the Counter Idle bit (CIDL). This can further reduce power consumption during Idle mode.

Figure 17-2. PCA Timer/Counter



CMOD: PCA Counter Mode Register

SFR Page	= 0 Only						
SFR Address = 0xD9 RESET = 0000-0000							
7	6	5	4	3	2	1	0
CIDL	BME4	BME2	BME0	CPS2	CPS1	CPS0	ECF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: CIDL, PCA counter Idle control.

0: Lets the PCA counter continue functioning during Idle mode.

1: Lets the PCA counter be gated off during Idle mode.

Bit 6: BME4, Buffer Mode Enable on PCA module 4/5. It is only valid on both of PCA module 4 and module 5 in capture mode, PWM mode or COPM mode.

0: PCA Module 4/5 buffer mode disabled.

1: PCA Module 4/5 buffer mode enabled.

Bit 5: BME2, Buffer Mode Enable on PCA module 2/3. It is only valid on both of PCA module 2 and module 3 in capture mode, PWM mode or COPM mode.

0: PCA Module 2/3 buffer mode disabled.

1: PCA Module 2/3 buffer mode enabled.

Bit 4: BME0, Buffer Mode Enable on PCA module 0/1. It is only valid on both of PCA module 0 and module 1 in capture mode, PWM mode or COPM mode.

0: PCA Module 0/1 buffer mode disabled.

1: PCA Module 0/1 buffer mode enabled.

Bit 3~1: CPS2-CPS0, PCA counter clock	source select bits.
---------------------------------------	---------------------

CPS2	CPS1	CPS0	PCA Clock Source		
0	0	0	Internal clock, (system clock)/12		
0	0	1	Internal clock, (system clock)/2		
0	1	0	Timer 0 overflow		
0	1	1	External clock at the ECI pin		
1	0	0	CKMIX16 output		
1	0	1	Internal clock, (system clock)/1		
1	1	0	S0BRT overflow		
1	1	1	MCK Divider Output, MCKDO		

Note: When CPS indexes CKMIX16 or MCKDO, needs to follow the conditions:

1. The source frequency must \geq CPUCLK x3.

2. The source frequency must \geq SYSCLK x2.

Bit 0: ECF, Enable PCA counter overflow interrupt.

0: Disables an interrupt when CF bit (in CCON register) is set.

1: Enables an interrupt when CF bit (in CCON register) is set.

The CCON register shown below contains the run control bit for the PCA and the flags for the PCA timer and each module. To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. CCF0 to CCF5 are the interrupt flags for module 0 to module 5, respectively, and they are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system is shown Figure 17–3.

CCON: PCA Counter Control Register

SFR Page SFR Address	= 0 only s = 0xD8				RESET =	0000-0000	
7	6	5	4	3	2	1	0
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: CF, PCA Counter Overflow flag.

0: Only be cleared by software.

1: Set by hardware when the counter rolls over. CF flag can generate an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software.

Bit 6: CR, PCA Counter Run control bit.

0: Must be cleared by software to turn the PCA counter off.

1: Set by software to turn the PCA counter on.

Bit 5: CCF5, PCA Module 5 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 4: CCF4, PCA Module 4 interrupt flag. 0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 3: CCF3, PCA Module 3 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 2: CCF2, PCA Module 2 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Bit 1: CCF1, PCA Module 1 interrupt flag.

0: Must be cleared by software.


1: Set by hardware when a match or capture occurs.

Bit 0: CCF0, PCA Module 0 interrupt flag.

0: Must be cleared by software.

1: Set by hardware when a match or capture occurs.

Figure 17–3. PCA Interrupt System



PCAPWMn: PWM Mode Auxiliary Register, n=0~7

SFR Page = 0 only for n= 0~1 (n=2~5 for all page)

SFR Page	= 1 only	= 1 only for n= 6~7							
SFR Address	s = 0xF2~0)xF7			RESET =	0000-0000			
7	6	5	4	3	2	1	0		
PnRS1	PnRS0			CCFn	PnINV	ECAPnH	ECAPnl		
R/W	R/W	W	W	R/W	R/W	R/W	R/W		

Bit 3: CCFn, only CCF6 and CCF7 are valid for the interrupt flag in module 6 and module 7.

0: Must be cleared by software.

1: Set by hardware when a match occurs.

CH: PCA base timer High

SFR Page	= 0 ~ F							
SFR Address	s = 0xF9				RESET =	0000-0000		
7	6	5	4	3	2	1	0	
CH.7	CH.6	CH.5	CH.4	CH.3	CH.2	CH.1	CH.0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

CL: PCA base timer Low

SFR Page	= 0 ~ F						
SFR Address	s = 0xE9				RESET =	0000-0000	
7	6	5	4	3	2	1	0
CL.7	CL.6	CL.5	CL.4	CL.3	CL.2	CL.1	CL.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CHRL: PCA CH Reload Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CHRL.7	CHRL.6	CHRL.5	CHRL.4	CHRL.3	CHRL.2	CHRL.1	CHRL.0
7	6	5	4	3	2	1	0
SFR Address	s = 0xCF				RESET =	0000-0000	
SFR Page	= 0 ~ F						

Bit 7~0: CHRL, reload value of CH.

CLRL: PCA CL Reload Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CLRL.7	CLRL.6	CLRL.5	CLRL.4	CLRL.3	CLRL.2	CLRL.1	CLRL.0
7	6	5	4	3	2	1	0
SFR Address	s = 0xCE				RESET =	0000-0000	
SFR Page	= 0 ~ F	•					

Bit 7~0: CLRL, reload value of CL.

17.3. Compare/Capture Modules

Each of the compare/capture module 0~7 has a mode register called CCAPMn (n = 0,1,2,3,4,5,6 or 7) to select which function it will perform. Note the ECCFn bit which enables an interrupt to occur when a module's interrupt flag is set.

CCAPMn: PCA Module Compare/Capture Register, n=0~5

SFR Page = 0 only for n= 0~1 (n=2~5 for all page)

SFR Address	s = 0xDA~	0xDF			RESET =	0000-0000	
7	6	5	4	3	2	1	0
DTEn	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCF
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: DTEn. Enable Dead-Time control on PWMHn/PWMLn output pair. This bit is only valid on n= 0, 2 and 4 and the dead-time function is active when PWM channel is operating in buffer mode. The channel buffer mode is enabled by BME0, BME2 or BME4 in CMOD.

0: Disable the Dead-Time control on PWMn output.

1: Enable the Dead-Time control on PWMn output.

Bit 6: ECOMn, Enable Comparator.

0: Disable the digital comparator function.

1: Enables the digital comparator function.

Bit 5: CAPPn, Capture Positive enabled. Module 6 and module 7 don't support the capture mode.

0: Disable the PCA capture function on CEXn positive edge detected.

1: Enable the PCA capture function on CEXn positive edge detected.

Bit 4: CAPNn, Capture Negative enabled. Module 6 and module 7 don't support the capture mode.

0: Disable the PCA capture function on CEXn positive edge detected.

1: Enable the PCA capture function on CEXn negative edge detected.

Bit 3: MATn, Match control.

0: Disable the digital comparator match event to set CCFn.

1: A match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set.

Bit 2: TOGn, Toggle control.

0: Disable the digital comparator match event to toggle CEXn.

1: A match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.

Bit 1: PWMn, PWM control.

0: Disable the PWM mode in PCA module.

1: Enable the PWM function and cause CEXn pin to be used as a pulse width modulated output.

Bit 0: ECCFn, Enable CCFn interrupt.

0: Disable compare/capture flag CCFn in the CCON register to generate an interrupt.

1: Enable compare/capture flag CCFn in the CCON register to generate an interrupt.

Note: The bits CAPNn (CCAPMn.4) and CAPPn (CCAPMn.5) determine the edge on which a capture input will be active. If both bits are set, both edges will be enabled and a capture will occur for either transition.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a capture event occurred or when a compare event should occur. When a module is used in the PWM mode, in addition to the above two registers, an extended register PCAPWMn is used to improve the range of the duty cycle of the output. The improved range of the duty cycle starts from 0%, up to 100%, with a step of 1/256. About 10/12/16 bit PWM please reference 17.4.6 and 17.4.7.

CCAPMn: PCA Module Compare/Capture Register, n=6~7

SFR Page	= 1 only for n= 6~7

SFR Addres	SFR Address = 0xDB, 0xDA			RESET = 0000-0000					
7	6	5	4	3	2	1	0		
BME6	ECOMn		CAPNn	MATn	TOGn	PWMn	ECCFn		
R/W	R/W	W	R/W	R/W	R/W	R/W	R/W		

Bit 7: BME6(This is only valid in CCAPM6) Buffer Mode Enable on PCA module 6/7. It is only valid on both of PCA module 6 and module 7 in capture mode, PWM mode or COPM mode.

0: PCA Module 6/7 buffer mode disabled.

1: PCA Module 6/7 buffer mode enabled.

Bit 6: ECOMn, Enable Comparator.

0: Disable the digital comparator function.

1: Enables the digital comparator function.

Bit 5: Reserved. Module 6 and module 7 don't support the capture mode.

Bit 4: CAPNn, Capture Negative enabled. Module 6 and module 7 don't support the capture mode. CAPN6 and CAPN7 is used for other PCA modes setting, please reference "Table 17–1. PCA Module Modes" for details.

Bit 3: MATn, Match control.

0: Disable the digital comparator match event to set CCFn.

1: A match of the PCA counter with this module's compare/capture register causes the CCFn bit in PCAPWMn to be set.

Bit 2: TOGn, Toggle control.

0: Disable the digital comparator match event to toggle CEXn.

1: A match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.

Bit 1: PWMn, PWM control.

0: Disable the PWM mode in PCA module.

1: Enable the PWM function and cause CEXn pin to be used as a pulse width modulated output.

Bit 0: ECCFn, Enable CCFn interrupt.

0: Disable compare/capture flag CCFn in the PCAPWMn register to generate an interrupt.

1: Enable compare/capture flag CCFn in the PCAPWMn register to generate an interrupt.

Each module also has a pair of 8-bit compare/capture registers (CCAPnH, CCAPnL) associated with it. These registers are used to store the time when a compare event occur.

When a module is used in the PWM mode, in addition to the above two registers, an extended register PCAPWMn is used to improve the range of the duty cycle of the output. The improved range of the duty cycle starts from 0%, up to 100%, with a step of 1/256. About 10/12/16 bit PWM please reference 17.4.6 and 17.4.7.

CCAPnH: PCA Module n Capture High Register, n=0~7SFR Page= 0 only for n= 0~1 (n=2~5 for all page)SFR Page= 1 only for n= 6~7SFR Address= 0xFA~0xFFRESET = 0000-0000							
7	6	5	4	3	2	1	0
CCAPnH.7	CCAPnH.6	CCAPnH.5	CCAPnH.4	CCAPnH.3	CCAPnH.2	CCAPnH.1	CCAPnH.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CCAPnL: PCA Module n Capture Low Register, n=0~7SFR Page= 0 only for n= 0~1 (n=2~5 for all page)SFR Page= 1 only for n= 6~7SFR Address= 0xEA~0xEFRESET = 0000-0000							
7	6	5	4	3	2	1	0
CCAPnL.7	CCAPnL.6	CCAPnL.5	CCAPnL.4	CCAPnL.3	CCAPnL.2	CCAPnL.1	CCAPnL.0

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

<i>PCAPWMn:</i> SFR Page SFR Page	= 0 only		egister, n=0 n=2~5 for al				
SFR Addres	s = 0xF2~0)xF7			RESET =	0000-0000	
7	6	5	4	3	2	1	0
PnRS1	PnRS0			CCFn	PnINV	ECAPnH	ECAPnL
R/W	R/W	W	W	R/W	R/W	R/W	R/W

Bit 7~6: PnRS1~0, PWMn Resolution Setting 1~0.

00: 8 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XXXX-1111-1111 \rightarrow XXXX-XXXX-0000-0000. 01: 10 bit PWMn, the overflow is active when [CH, CL] counts XXXX-XX11-1111-1111 \rightarrow XXXX-XX00-0000-0000. 10: 12 bit PWMn, the overflow is active when [CH, CL] counts XXXX-1111-1111 \rightarrow XXXX-0000-0000-0000. 11: 16 bit PWMn, the overflow is active when [CH, CL] counts 1111-1111-1111 \rightarrow 0000-0000-0000-0000.

Bit 5~4: Reserved. Software must write "0" on these bits when PCAPWMn is written.

Bit 3: CCFn, only CCF6 and CCF7 are valid for the interrupt flag in module 6 and module 7.

0: Must be cleared by software.

1: Set by hardware when a match occurs.

Bit 2: PnINV, Invert Compare/PWM output (C0PnOR) on CEXn pin.

0: Non-inverted Compare/PWM output (C0PnOR).

1: Inverted Compare/PWM output (C0PnOR).

Bit 1: ECAPnH, Extended 9th bit (MSB bit), associated with CCAPnH to become a 9-bit register used in PWM mode.

Bit 0: ECAPnL, Extended 9th bit (MSB bit), associated with CCAPnL to become a 9-bit register used in PWM mode.

17.4. Operation Modes of the PCA

Table 17–1 shows the CCAPMn register settings for the various PCA functions.

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	Module Function	
0	0	0	0	0	0	0	No operation	
Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn	
Х	0	1	0	0	0	Х	16-bit capture by a negative-edge trigger on CEXn	
Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn	
1	0	0	1	0	0	Х	16-bit Software Timer (Compare)	
1	0	0	1	1	0	Х	16-bit High Speed Output (HSO)	
1	0	0	0/1	0	1	Х	Pulse Width Modulator (PWM)	
1	0	0	0	1	1	Х	Compare Output on PWM match case (COPM)	
1	0	1	0	0	1	Х	FIFO Data Mode	

Table 17–1. PCA Module Modes

Note: PCA Module 6 and module 7 don't support the capture mode.

17.4.1. Capture Mode

To use one of the PCA modules in the capture mode, either one or both of the bits CAPN and CAPP for that module must be set. The external CEX input for the module is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn and the ECCFn bits for the module are both set, an interrupt will be generated.




Figure 17–4. PCA Capture Mode

17.4.2. Buffered Capture Mode

To capture narrow input signal, buffered capture mode is necessary. If enabled, it put the odd module capture data registers (CCAPnH, CCAPnL, n=1, 3, 5) to be the buffer register of even module capture data registers (channel 0, 2, 4). There is no influence on module 0/2/4 capture operation. BME0 enables the buffer operation of channel 0 and channel 1. BME2 and BME4 control the module 2/3 and module 4/5.





Figure 17–5. PCA Buffered Capture Mode (BMEn=1, n= 0, 2, 4)

Figure 17–6. PCA Buffered Capture Mode Waveform



17.4.3. 16-bit Software Timer Mode (Compare mode)

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the module's CCAPMn register. The PCA timer will be compared to the module's capture registers, and when a match occurs an interrupt will occur if the CCFn and the ECCFn bits for the module are both set.




Figure 17–7. PCA Software Timer Mode

17.4.4. High Speed Output Mode (Compare Output mode)

In this mode the CEX output associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode, the TOG, MAT and ECOM bits in the module's CCAPMn register must be set.




Figure 17-8. PCA High Speed Output Mode

17.4.5. Buffered 8-bit PWM Mode

All of the PCA modules can be used as PWM outputs. The frequency of the output depends on the clock source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer.

The duty cycle of each module is determined by the module's capture register CCAPnL and the extended 9th bit, ECAPnL. When the 9-bit value of { 0, [CL] } is *less than* the 9-bit value of { ECAPnL, [CCAPnL] } the output will be low, and if *equal to or greater than* the output will be high.

When CL overflows from 0xFF to 0x00, { ECAPnL, [CCAPnL] } is reloaded with the value of { ECAPnH, [CCAPnH] }. This allows updating the PWM without glitches. The PWMn and ECOMn bits in the module's CCAPMn register must be set to enable the PWM mode.

Using the 9-bit comparison, the duty cycle of the output can be improved to really start from 0%, and up to 100%. The formula for the duty cycle is:


Duty Cycle = $1 - \{ ECAPnH, [CCAPnH] \} / 256.$

Where, [CCAPnH] is the 8-bit value of the CCAPnH register, and ECAPnH (bit-1 in the PCAPWMn register) is 1-bit value. So, { ECAPnH, [CCAPnH] } forms a 9-bit value for the 9-bit comparator.

For examples,


- a. If ECAPnH=0 & CCAPnH=0x00 (i.e., 0x000), the duty cycle is 100%.
- b. If ECAPnH=0 & CCAPnH=0x40 (i.e., 0x040) the duty cycle is 75%.
- c. If ECAPnH=0 & CCAPnH=0xC0 (i.e., 0x0C0), the duty cycle is 25%.
- d. If ECAPnH=1 & CCAPnH=0x00 (i.e., 0x100), the duty cycle is 0%.

Figure 17–9. PCA Buffered 8-bit PWM Mode




17.4.6. Un-buffered 10/12/16-bit PWM Mode

The PCA provides the variable PWM mode to enhance the control capability on PWM application. There are additional un-buffered 10/12/16 bits PWM can be assigned in each channel and each PWM channel with different resolution can operate concurrently.



17.4.7. Buffered 10/12/16-bit PWM Mode

To use 10/12/16-bit PWM mode might cause unexpected duty cycle when change the duty cycle setting by writing data into CCAPnH and CCAPnL, because the 8 bit CPU can only write one byte at a time. To finish fully setting it will take two write cycles, and the comparator will output unexpected duty cycle when the first byte have been written. If the applications need accurate control when change the duty cycle, it needs to use the Buffered PWM mode.



17.4.8. COPM Mode

Compare Output on PWM Match mode is similar to High Speed Output Mode, but it uses PCA0 PWM comparators instead of fixed 16-bit comparators. It gives more flexibility to the applications. For example, if it uses 8-Bit PWM for the PCA0 comparator, the output toggles frequency can higher than High Speed Output Mode.





Figure 17–12. PCA COPM Mode

17.4.9. Buffered COPM Mode


If the applications need to have any phase control of the PWM signals, it needs to set the PCA0 modules in buffered COPM mode. One pair of the PCA0 module (n=0&1 / 2&3 / 4&5) can program the time delay of the two edges of one cycle of the PWM signal. It means you can set the start and end point of the waveform. This is useful when the 2 or 3 correlation PWM signals can set the phase shift between each other.



17.4.10. FIFO Data Mode

In this mode the user can set the CCAPnL, CCAPnH, CCAP(n+1)L and CCAP(n+1)H as a buffer chain. After all these buffers are set, it can change the duty sequentially trigger by T0OF, T1OF, T3OF or S0TOF. This function is enabled, the CPU can leave it to run by itself to earn more time slot to do other operations. For example, when the power converter start to raise the voltage from light load to heave load, it might useful to set the duty larger than the target it the beginning period, and then reduce the duty step by step close to the target duty. It can just set all duties in the buffer and leave it to finish.





Channel FIFO data mode that is moved on C0FDCK.

C0FDCK source selection, updated clock selection of PCA0 FIFO Data mode.

C0FDCK
T0OF
T1OF
T3OF
S0TOF

AUXR9: Auxiliary Register 9

SFR Page SFR Address	= 6 only = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
		T1G0	T0G1	C0FDC1	C0FDC0	S1PS1	S1PS0
W	W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3~2: COFDC1~0, COFDCK Selection [1:0].

C0FDC1~0	C0FDCK
00	T0OF
01	T1OF
10	T3OF
11	S0TOF

17.4.11. Enhanced PWM Control

The PCA provides the variable PWM mode to enhance the control capability on PWM application. There are additional 10/12/16 bits PWM can be assigned in each channel and each PWM channel with different resolution and different phase delay can operate concurrently.




Figure 17–15. PWM Waveform with Dead-Time Control

CCAPMn: PCA Module Compare/Capture Register, n=0-5

SFR Page = 0 only for h= 0~1 (h=z~5 for all page)									
SFR Address= 0xDA~0xDFRESET = 0000-0000									
7	6	5	4	3	2	1	0		
DTEn	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 7: DTEn. Enable Dead-Time control on PWMHn/PWMLn output pair. This bit is only valid on n= 0, 2 and 4 and the dead-time function is active when PWM channel is operating in buffer mode. The channel buffer mode is enabled by BME0, BME2 or BME4 in CMOD.

0: Disable the Dead-Time control on PWMn output.

1: Enable the Dead-Time control on PWMn output.

PDTCRA: PWM Dead-Time Control Register -A

SFR Page SFR Address	= 1 only s = 0xBC
SFR Address	
7	0

SFR Addres	s = 0xBC				RESET =	0000-0000	
7	6	5	4	3	2	1	0
DTPS1	DTPS0	DT5	DT4	DT3	DT2	DT1	DT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: DTPS1~0, Clock Pre-Scaler of Dead-Time counter.

DTPS[1:0]	Pre-Scaler Selection
00	SYSCLK
01	SYSCLK/2
10	SYSCLK/4
11	SYSCLK/8

Bit 5~0: DT5~0, Dead-Time period control bits.

DT[5:0]	Dead-Time Period
000000	Dead-Time Disabled
000001	Pre-Scaler Clock X 1
000010	Pre-Scaler Clock X 2
000011	Pre-Scaler Clock X 3
111110	Pre-Scaler Clock X 62
111111	Pre-Scaler Clock X 63

PWMCR: PWM Control Register


SFR Page	= 0 only						
SFR Address	$= 0 \times BC$	RESET = 0000-0000					
7	6	5	4	3	2	1	0
PCAE	EXDT	PBKM	PBKE1.1	PBKE1.0	PBKE0.2	PBKE0.1	PBKE0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: PCAE, PWM Central Aligned Enabled. PCAE controls the enabled PWM channels to central aligned modulation including buffer mode PWM or non-buffer mode PWM. In this PWM mode, the PWM frequency is the half of edge aligned mode. This function is only active on PWMO0~5.

0: Set the PWM function with edge aligned modulation.

1: Enable the PWM function with central aligned modulation. It only supports 8/10/12/16-bit resolution on CHRL and CLRL setting.





Bit 6: EXDT: Extend Dead-Time in PWM Period. This function will corrupt the non-PWM channel function. Such as capture mode, software timer mode and high speed output mode.


0: Disable M + 2P.


1: Enable M + 2P on enabled PWM channel.

Bit 5: PBKM, PWM Break Mode selection.


0: Latched Mode.

1: Cycle-by-cycle Mode.










Bit 4~3: PBKE1.1~0, PWM Break Enable 1 selection. This function is only active on CEXn output mode (n=0~5).

PBKE1[1:0]	PWM Break Source
0 0	Disable PWM break source 1
0 1	INT2ET, nINT2 active
10	T3EXI
11	KBIET, KBI match active

Bit 2~0: PBKE0.2~0, PWM Break Enable 0 selection. This function is only active on CEXn output mode (n=0~5).

PBKE0[2:0]	PWM Break Source
000	Disable PWM break source 0
001	AC0OUT
010	INT1ET, nINT1 active
011	T2EXI
100	KBIET, KBI match active
101	AC1OUT
110	INT3ET, nINT3 active
111	ADCWI active

Figure 17–19. PCA PWM Break control source



AUXR0: Auxiliary Register 0

SFR Page SFR Addres	= 0~F s = 0xA1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: PBKF, PWM Break Flag. This bit is set by PWM break source enabled. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.

0: There is no PWM Break event happened. It is only cleared by software.

1: There is a PWM Break event happened or software triggers a PWM Break.

17.4.12. PCA Module Output Control

PCA0 modules have multi output control mode can be selected for different applications. The CEXn (n=1,3,4,5,6,7) can be programed as general I/O port or the output of the PCA0 module (PWM) 1, 3, 4, 5, 6 and 7. When PWM has been assigned to the CEXn, the PnINV can switch between the normal PWM signal or inverted PWM signal. POEn can be used to enable or disable the PWM output to the port pin.

The CEXn (n=1,3,4,5) also can use PBKF, PWM Break Flag, to break PWM output. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.

In addition, PCA0 module 0 and 2 have 2 "Cloned" signals to the different port pin. These three the same PWM signals can be masked particular cycles by the POEnA or POEnB or PWMn for the applications which need phase control.






Figure 17–20. PCA Module output control

MGEQ1C064



POEM0 in **MGEQ1C064** controls the POEn output timing to align with PWM cycle. The configuration and waveform of the aligned function is shown in Figure 17–21.

Figure 17–21. Aligned output control on POEn (e.g. waveform in edge-aligned PWM)



PAOE: PWM Additional Output Enable Register

	SER Page	= 0~F						
S	SFR Address	6 = 0xF1				RESET =	1001-1001	
	7	6	5	4	3	2	1	0
	POE3	POE2B	POE2A	POE2	POE1	POE0B	POE0A	POE0
_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: POE3, PCA0 PWM3 main channel (PWM3O) output control.

0: Disable PWM3O output on port pin.

1: Enable PWM3O output on port pin. Default is enabled.

Bit 6: POE2B, PCA0 PWM2 3rd channel (PWM2B) output control. 0: Disable PWM2B output on port pin. Default is disabled.

1: Enable PWM2B output on port pin.

Bit 5: POE2A, PCA0 PWM2 2nd channel (PWM2A) output control.

0: Disable PWM2A output on port pin. Default is disabled.

1: Enable PWM2A output on port pin.

Bit 4: POE2, PCA0 PWM2 main channel (PWM2O) output control.

0: Disable PWM2O output on port pin.

1: Enable PWM2O output on port pin. Default is enabled.

Bit 3: POE1, PCA0 PWM1 main channel (PWM1O) output control.

0: Disable PWM10 output on port pin.

1: Enable PWM1O output on port pin. Default is enabled.

Bit 2: POE0B, PCA0 PWM0 3rd channel (PWM0B) output control.

0: Disable PWM0B output on port pin. Default is disabled.

1: Enable PWM0B output on port pin.

Bit 1: POE0A, PCA0 PWM0 2nd channel (PWM0A) output control.

0: Disable PWM0A output on port pin. Default is disabled.

1: Enable PWM0A output on port pin.

Bit 0: POE0, PCA0 PWM0 main channel (PWM0O) output control.

0: Disable PWM0O output on port pin.

1: Enable PWM0O output on port pin. Default is enabled.

AUXR2: Auxiliary Register 2

7 6 5 4 3 2 1 0 STAE STOE 0 COPLK T1X12 T0X12 T1CKOE T0CKOE
STAF STOF 0 COPLK T1X12 T0X12 T1CKOE T0CKOE

Bit 4: COPLK, PCA0 buffered PWM/COPM update control.

0: Buffered PWM/COPM is auto-updated on PCA0 base timer overflow.

1: Disable the buffered PWM/COPM auto-updated.

AUXR7: Auxiliary Register 7

SFR Page	= 4 Only						
SFR Addres	s = 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE5	POE4	C0CKOE	SPIOMO	BM10E1	BM10E0	BM0OE1	BM00E0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: POE5, PCA0 PWM5 main channel (PWM5O) output control.

0: Disable PWM5O output on port pin.

1: Enable PWM5O output on port pin. Default is enabled.

Bit 6: POE4, PCA0 PWM4 main channel (PWM4O) output control.0: Disable PWM4O output on port pin.1: Enable PWM4O output on port pin. Default is enabled.

Bit 5: C0CKOE, PCA0 clock output enable.

0: Disable PCA0 clock output.

1: Enable PCA0 clock output with PCA0 base timer overflow rate/2.

AUXR8: Auxiliary Register 8

SFR Page	= 5 only						
SFR Address	= 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE7	POE6	C0PPS2	0	0	S1COPS	T3PS1	T3PS0
R/W	R/W	R/W	W	W	R/W	R/W	R/W

Bit 7: POE7, PCA0 PWM7 main channel (PWM7O) output control.

0: Disable PWM7O output on port pin.

1: Enable PWM7O output on port pin. Default is enabled.

Bit 6: POE6, PCA0 PWM6 main channel (PWM6O) output control.

0: Disable PWM6O output on port pin.

1: Enable PWM6O output on port pin. **Default is enabled.**

Bit 5: C0PPS2, {PWM6, PWM7} Port pin Selection 2.

C0PPS2	PWM6	PWM7
0	P6.2	P6.3
1	P6.0	P6.1

AUXR11: Auxiliary Register 11

SFR Page = 8 only

SFR Address	s = 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
I2C1CF	PAA1	I2C1PS1	I2C1PS0	0	POEM0	C0M0	C0OFS
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 2: POEM0, PCA0 POEn control 0.

0: POEn function is active immediately after CPU writing.

1: POEn function is aligned to PWM cycle.

AUXR5: Auxiliary Register 5

SFR Page = 2 only

SFR Address	s = 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
C0IC4S0	C0IC2S0	C0PPS1	C0PPS0	C0PS1	C0PS0	ECIPS0	C0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: COIC4S0, PCA0 Input Channel 4 input port pin Selection.

C0IC4S0	CEX4 input
0	CEX4 Port Pin
1	T2EXI

Bit 6: COIC2SO, PCA0 Input Channel 2 input port pin Selection.

C1IC2S0	CEX2 input
0	CEX2 Port Pin
1	T3EXI

Bit 5: C0PPS1, {PWM2A, PWM2B} Port pin Selection 1.

C0PPS1	PWM2A	PWM2B
0	P4.0	P4.1
1	P3.4	P3.5

Bit 4: C0PPS0, {PWM0A, PWM0B} Port pin Selection 0.

C0PPS0	PWM0A	PWM0B
0	P3.6	P3.7
1	P6.0	P6.1

Bit 3: C0PS1, PCA0 Port pin Selection 1.

C0PS1	CEX1	CEX3	CEX5
0	P2.3	P2.5	P2.7
1	P3.3	P3.4	P3.5

Bit 2: C0PS0, PCA0 Port pin Selection 0.

C0PS0	CEX0	CEX2	CEX4
0	P2.2	P2.4	P2.6
1	P4.0	P4.1	P3.2

Bit 1: ECIPSO, PCA0 ECI Port pin Selection0.

ECIPS0	ECI
0	P2.1
1	P4.6

Bit 0: COCOPS, PCA0 Clock Output (COCKO) port pin Selection.

C0COPS	COCKO	
0	P4.7	
1	P7.2	

17.4.13. Variable Resolution on Central Aligned PWM

In Section "Enhanced PWM Control", it defines the central aligned PWM only support the 8/10/12/16-bit resolution. And in that mode, all of PCA functions, capture or compare, on other non-PWM modules are still available.

If it is necessary to apply the variable resolution on central aligned PWM, software must set C0M0 to enable the PCA0 to support this function operating. In this mode, PCA0 can support all compare or PWM modes. Otherwise, not support. Please note when using Central Aligned PWM with C0M0 = 1, Please note when using Central Aligned PWM with C0M0 = 1, we suggest to set the PWM module under 16-bit mode and the base timer need to use 16-bit 0xFFFF to minus the value to prevent unexpected error.




Figure 17–22. Central Aligned PWM with Variable Resolution

AUXR11: Auxiliary Register 11

SFR Page SFR Address	= 8 only s = 0xA4		RESET = 0000-0000							
7	6	5	4	3	2	1	0			
I2C1CF	PAA1	I2C1PS1	I2C1PS0	0	POEM0	C0M0	C0OFS			
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W			

Bit 2: POEM0, PCA0 POEn control 0.

0: POEn function is active immediately after CPU writing.

1: POEn function is aligned to PWM cycle.

Bit 1: C0M0, PCA0 Mode control 0.

0: Not support variable resolution on central aligned PWM.

1: Enable PCA0 variable resolution central aligned PWM. To enable this function, the PCAE also needs to be set.

Bit 0: C0OFS, PCA0 overflow flag selection when C0M0 is enabled.

0: CF is set on the top of central aligned PWM cycle.

1: CF is set on the bottom of central aligned PWM cycle.

18. Serial Port 0 (UART0)

The serial port 0 of **MGEQ1C064** supports full-duplex transmission, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at special function register S0BUF. Writing to S0BUF loads the transmit register, and reading from S0BUF accesses a physically separate receive register.

18.1. Serial Port 0 Mode Selection

The serial port can operate in **5** standard modes and **8** enhance modes: Mode 0 provides *synchronous* communication while Modes 1, 2, and 3 provide *asynchronous* communication. The asynchronous communication operates as a full-duplex Universal Asynchronous Receiver and Transmitter (UART), which can transmit and receive simultaneously and at different baud rates. Mode 4 in UART0 supports SPI master operation which data rate setting is same as Mode 0. For the enhance modes please reference 18.11 Serial Port 0 Enhance function.

SM30,SM00 ,SM10	SORCK	SOTCK	MODE	Function	Baud Rate Time Base	Note
000	0	0	0	shift register	SYSCLK/12 or SYSCLK/4 (URM0X3=1)	
001	0	0	1	8-bit UART	Timer 1 or Timer 2 overflow	When SMOD1 & SMOD2 =1 , counter cannot be Full-1 or Full-2 (e.g. 254, 255, 65534, 65535)
010	0	0	2	9-bit UART	SYSCLK/64, /32, /16, or /8	
011	0	0	3	9-bit UART	Timer 1 or Timer 2 overflow	When SMOD1 & SMOD2 =1 , counter cannot be Full-1 or Full-2 (e.g. 254, 255, 65534, 65535)
100	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4 (URM0X3=1)	
000	0	1	Enhanced	shift register	S0BRG overflow	S0BRT cannot be 255
001	0/1	0/1	Enhanced	8-bit UART	Selectable S0BRG overflow on TX or RX	SMOD1 & SMOD2 cannot be 1 at the same time
010	0	1	Enhanced	9-bit UART	TX: S0BRG overflow RX: SYSCLK/64, /32 or /16	SMOD1 & SMOD2 cannot be 1 at the same time
010	1	0	Enhanced	9-bit UART	TX: SYSCLK/64, /32 or /16 RX: S0BRG overflow	SMOD1 & SMOD2 cannot be 1 at the same time
010	1	1	Enhanced	Pure Timer	Only Timer function	
011	0/1	0/1	Enhanced	9-bit UART	Selectable S0BRG overflow on TX or RX	SMOD1 & SMOD2 cannot be 1 at the same time
100	0	1	Enhanced	SPI Master	S0BRG overflow	S0BRT cannot be 255
101	1	1	Enhanced	LIN Bus	S0BRG overflow and auto baud rate	SMOD1 & SMOD2 cannot be 1 at the same time
(Others			Reserved		

Table 18–1. Serial Port 0 Mode Selection

Note: Mode 0 ~ 4 use the default value of SORCK and SOTCK, for the reset enhance mode please reference 18.11 Serial Port 0 Enhance function for detail description.

Mode 0: 8 data bits (LSB first) are transmitted or received through RXD0. TXD0 always outputs the shift clock. The baud rate can be selected to 1/12 or 1/4 the system clock frequency by URM0X3 setting in S0CFG register. In **MGEQ1C064**, the clock polarity of serial port Mode 0 can be selected by software. It is decided by P3.1 state before serial data shift in or shift out. Figure 18–4 and Figure 18–5 show the clock polarity waveform in Mode 0.

Mode 1: 10 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), and a stop bit (1), as shown in Figure 18–1. On receive, the stop bit would be loaded into RB80 in

SOCON register. The baud rate is variable.

Figure 18–1. Mode 1 Data	Frame
Mode 1	←
	Start D0 D1 D2 D3 D4 D5 D6 D7 Stop

Mode 2: 11 bits are transmitted through TXD0 or received through RXD0. The frame data includes a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1), as shown in Figure 18–2. On Transmit, the 9th data bit comes from TB80 in S0CON register can be assigned the value of 0 or 1. On receive, the 9th data bit would be loaded into RB80 in S0CON register, while the stop bit is ignored. The baud rate can be configured to 1/32 or 1/64 the system clock frequency.

Figure 18–2. Mode 2, 3 Data Frame

Mode 2, 3	← 9-bit data									
	Start D0	D1 D2	D3	(D4)	D5	D6	D7	D8	Stop	

Mode 3: Mode 3 is the same as Mode 2 except the baud rate is variable.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. In Mode 0, reception is initiated by the condition RI0=0 and REN0=1. In the other modes, reception is initiated by the incoming start bit with 1-to-0 transition if REN0=1.

In addition to the standard operation, the UART0 can perform framing error detection by looking for missing stop bits, and automatic address recognition.

18.2. Serial Port 0 Mode 0

Serial data enters and exits through RXD0. TXD0 outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The shift clock source can be selected to 1/12 or 1/4 the system clock frequency by URM0X3 setting in S0CFG register.

Figure 18–3 shows a simplified functional diagram of the serial port 0 in Mode 0.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal triggers the UART0 engine to start the transmission. The data in the S0BUF would be shifted into the RXD0(P3.0) pin by each raising edge shift clock on the TXD0(P3.1) pin. After eight raising edge of shift clocks passing, TI0 would be asserted by hardware to indicate the end of transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated. Figure 18–4 shows the transmission waveform in Mode 0.

Reception is initiated by the condition REN0=1 and RI0=0. At the next instruction cycle, the Serial Port 0 Controller writes the bits 1111110 to the receive shift register, and in the next clock phase activates Receive.

Receive enables Shift Clock which directly comes from RX Clock to the alternate output function of TXD0 pin. When Receive is active, the contents on the RXD0 pin would be sampled and shifted into shift register by falling edge of shift clock. After eight falling edge of shift clock, RI0 would be asserted by hardware to indicate the end of reception. Figure 18–5 shows the reception waveform in Mode 0.




Figure 18-3. Serial Port 0 Mode 0

Figure 18–4. Mode 0 Transm	ission Waveform
write to S0BUF	
TXD0	
RXD0	<u> D0 D1 D2 D3 D4 D5 D6 D7 </u>
TIO	
RI0_	

Figure 18–5. Mode 0 Reception Waveform

write to SOCON Set REN0, Clear RI0	
тхро	
RXD0 1 0 0 1 0 2 03 04 05 06 07 07	
тю	
RI0	

18.3. Serial Port 0 Mode 1

10 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB80 in S0CON. The baud rate is determined by the Timer 1 or Timer 2 overflow rate. Figure 18–1 shows the data frame in Mode 1 and Figure 18–6 shows a simplified functional diagram of the serial port in Mode 1.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal requests the UART0 engine to start the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the raising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 18–1 and data width depend on TX Clock. After the end of 8th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated.

Reception is initiated when Serial Port 0 Controller detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in Serial Port 0 Controller. After the end of STOP-bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load STOP-bit into RB80 in S0CON register.




Figure 18-6. Serial Port Mode 1, 2, 3

18.4. Serial Port 0 Mode 2 and Mode 3

11 bits are transmitted through TXD0, or received through RXD0: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB80) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB80 in S0CON. The baud rate is programmable to select one of 1/16, 1/32 or 1/64 the system clock frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figure 18–2 shows the data frame in Mode 2 and Mode 3. Figure 18–5 shows a functional diagram of the serial port in Mode 2 and Mode 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

The "write to S0BUF" signal requests the Serial Port 0 Controller to load TB80 into the 9th bit position of the transmit shit register and starts the transmission. After receiving a transmission request, the UART0 engine would start the transmission at the raising edge of TX Clock. The data in the S0BUF would be serial output on the TXD0 pin with the data frame as shown in Figure 18–2 and data width depend on TX Clock. After the end of 9th data transmission, TI0 would be asserted by hardware to indicate the end of data transmission and its interrupt vector can be switched to System Flag interrupt by BTI and UTIE gated.


Reception is initiated when the UART0 engine detected 1-to-0 transition at RXD0 sampled by RCK. The data on the RXD0 pin would be sampled by Bit Detector in UART0 engine. After the end of 9th data bit reception, RI0 would be asserted by hardware to indicate the end of data reception and load the 9th data bit into RB80 in S0CON register.

In all four modes, transmission is initiated by any instruction that use S0BUF as a destination register. Reception is initiated in mode 0 by the condition RI0 = 0 and REN0 = 1. Reception is initiated in the other modes by the incoming start bit with 1-to-0 transition if REN0=1.

18.5. Frame Error Detection

When used for framing error detection, the UART0 looks for missing stop bits in the communication. A missing stop bit will set the FE bit in the S0CON register. The FE bit shares the S0CON.7 bit with SM00 and the function of S0CON.7 is determined by SMOD0 bit (PCON.6). If SMOD0 is set then S0CON.7 functions as FE. S0CON.7 functions as SM00 when SMOD0 is cleared. When S0CON.7 functions as FE, it can only be cleared by firmware. Refer to Figure 18–7.

Figure 18–7. UART0 Frame Error Detection




18.6. Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications as shown in Figure 18–8. In these two modes, 9 data bits are received. The 9th bit goes into RB80. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB80=1. This feature is enabled by setting bit SM20 (in SOCON register). A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM20=1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and check if it is being addressed. The addressed slave will clear its SM20 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM20 set and go on about their business, ignoring the coming data bytes.

SM20 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM20=1, the receive interrupt will not be activated unless a valid stop bit is received.

Figure 18-8. UARTO Multiprocessor Communications




18.7. Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART0 to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of firmware overhead by eliminating the need for the firmware to examine every serial address which passes by the serial port. This feature is enabled by setting the SM20 bit in S0CON.

In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI0) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 18–9.

Figure 18–9. Auto-Address Recognition



Note:

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM20 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a "Given" or "Broadcast" address. Mode 0 is the Shift Register mode and SM20 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the "Given" slave address or addresses. All of the slaves may be contacted by using the "Broadcast" address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN.

SADEN is used to define the bits in SADDR, which bits are available, and the remaining bits are "don't care". To use the SADEN mask, perform a logical AND operation on SADDR to create a "Given" address that will be used as the address of slave devices and the master can send the "Given" address on bus to identify the slave out from multiple slaves.

⁽¹⁾ After address matching (addr_match=1), Clear SM20 to receive data bytes (2) After all data bytes have been received, Set SM20 to wait for next address.

The following examples will help to show the versatility of this scheme:

Slave 0	Slave 1
SADDR = 1100 0000	SADDR = 1100 0000
SADEN = 1111 1101	SADEN = 1111 1110
Given = 1100 00X 0	Given = 1100 00 <mark>0</mark> X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	Slave 1	Slave 2
SADDR = 1100 0000	SADDR = 1110 0000	SADDR = 1110 0000
SADEN = 1111 1001	SADEN = 1111 1010	SADEN = 1111 1100
Given = 1100 0XX 0	Given = 1110 0X <mark>0</mark> X	Given = 1110 0 0 XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

When RESET, the SADDR (SFR address 0xA9) and SADEN (SFR address 0xB9) are loaded with 0s. This generate a "Given" address as "don't cares" ("XXXX XXXXb") and a "Broadcast" address as "don't cares" ("XXXX XXXXb"). This effectively disables the Automatic Addressing mode and allows the micro-controller to use standard 80C51 type UART drivers which do not make use of this feature.


18.8. Baud Rate Setting

Bits T2X12 (T2MOD.4), T1X12 (AUXR2.3), URM0X3 (S0CFG.5) and SMOD2 (S0CFG.6) provide a new option for the baud rate setting, as listed below.

18.8.1. Baud Rate Selection in S0

In the Mode 1 and Mode 3 operation of the UART0, the software can select Timer 1 as the Baud Rate Generator by clearing bits TCLK and RCLK in T2CON register. At this time, if URTS bit (S0CFG.7) is set, then Timer 1 overflow signal will be replaced by the overflow signal of the UART1 Baud Rate Generator (S1BRG). In other words, the user can adopt S1BRG as the Baud Rate Generator for Mode 1 or Mode 3 of the UART0 as long as RCLK=0, TCLK=0 and URTS=1. In this condition, Timer 1 is free for other application. Of course, if UART1 (Mode 1 or Mode 3) is also operated at this time, these two UARTs will have the same baud rates. The source from S0BRG, please reference 18.11.1 S0 Baud Rate Generator (S0BRG).





18.8.2. Baud Rate in Mode 0

Mode 0 Baud Rate = -	F _{SYSCLK}	; n=12, if URM0X3=0
	n	; n=4, if URM0X3=1

Note:

If URM0X3=0, the baud rate formula is as same as standard 8051.

18.8.3. Baud Rate in Mode 2



Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 18–2 defines the Baud Rate setting with SMOD2 factor in Mode 2 baud rate generator.

Table 18-2.	SMOD2	application	criteria in	Mode 2
	010002	application	cincina in	

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate X2	Enhanced function	± 2%
1	1	Double Baud Rate X4	Enhanced function	± 1%

Note: When Timer 1 in Double Baud Rate x4 (SMOD1=1 & SMOD2=1) mode, the TH1 can not equal to 254 & 255.

Baud Rate	SMOD2	SMOD1	Error
172,800	0	0	0.0%
345,600	0	1	0.0%
691,200	1	0	0.0%
1,382,400	1	1	0.0%

Table 18-4. S0 Mode 2 Baud Rates @ Fsysclk=12.00MHz

Baud Rate	SMOD2	SMOD1	Error
187,500	0	0	0.0%
375,000	0	1	0.0%
750,000	1	0	0.0%
1,500,000	1	1	0.0%

18.8.4. Baud Rate in Mode 1 & 3

18.8.4.1. Using Timer 1 as the Baud Rate Generator

Mode 1, 3 Baud Rate =	2 ^{SMOD1} X 2 ^(SMOD2 X 2) 32	- X -	F _{SYSCLK} 12 x (256 - ТН1)	_ ; T1X12=0 ; T1 CLK Source = SYSCLK/12
or =	2 ^{SMOD1} X 2 ^(SMOD2 X 2) 32	- X -	F _{SYSCLK} 1 x (256 - TH1)	; T1X12=1 ; T1 CLK Source = SYSCLK

Note:

If SMOD2=0, T1X12=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 18–5 defines the Baud Rate setting with SMOD2 factor in Timer 1 baud rate generator.

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
0	1	Double Baud Rate	Standard function	± 3%
1	0	Double Baud Rate X2	Enhanced function	± 2%
1	1	Double Baud Rate X4	Enhanced function	± 1%

Note: When Timer 1 in Double Baud Rate x4 (SMOD1=1 & SMOD2=1) mode, the TH1 can not equal to 254 & 255.

Table 18–6 ~ Table 18–21 list various commonly used baud rates and how they can be obtained from Timer 1 in its 8-Bit Auto-Reload Mode. For the non-standard Baud Rate, the maximum frequency is 6MHz when $F_{SYSCLK} = 48MHz$).

Table 18-6. Timer 1 Generated Commonly Use	ed Baud Rates @ Fsysclk=11.0592MHz
--	------------------------------------

	TH1, the Reload Value						
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
1200	232	208	0.0%				
2400	244	232	0.0%	112		0.0%	
4800	250	244	0.0%	184	112	0.0%	
9600	253	250	0.0%	220	184	0.0%	
14400	254	252	0.0%	232	208	0.0%	
19200		253	0.0%	238	220	0.0%	
28800	255	254	0.0%	244	232	0.0%	
38400				247	238	0.0%	
57600		255	0.0%	250	244	0.0%	
115200				253	250	0.0%	
230400					253	0.0%	

Table 18–7. Timer 1 Generated High Baud Rates @ F_{SYSCLK} =11.0592MHz

	TH1, the Reload Value						
Baud Rate	T1X12	2=0 & SMOD2= ⁻	1	T1X12	2=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error	
230.4K		255	0.0%	250	244	0.0%	
460.8K				253	250	0.0%	
691.2K				254	252	0.0%	
921.6K					253	0.0%	
1.3824M				255	25 4	0.0%	
2.7648M					255	0.0%	

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	208	160	0.0%					
2400	232	208	0.0%			0.0%		
4800	244	232	0.0%	112		0.0%		
9600	250	244	0.0%	184	112	0.0%		
14400	252	248	0.0%	208	160	0.0%		
19200	253	250	0.0%	220	184	0.0%		
28800	254	252	0.0%	232	208	0.0%		
38400		253	0.0%	238	220	0.0%		
57600	255	254	0.0%	244	232	0.0%		
115200		255	0.0%	250	244	0.0%		
230400				253	250	0.0%		
460800					253	0.0%		

Table 18–8. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

Table 18–9. Timer 1 Generated High Baud Rates @ Fsysclk=22.1184MHz

	TH1, the Reload Value						
Baud Rate	T1X12=0 & SMOD2=1			T1X12	2=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error	
460.8K		255	0.0%	250	244	0.0%	
691.2K				252	248	0.0%	
921.6K				253	250	0.0%	
1.3824M				254	252	0.0%	
1.8432M					253	0.0%	
2.7648M				255	25 4	0.0%	
5.5296M					255	0.0%	

Table 18–10. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

	TH1, the Reload Value						
Baud Rate	T1X12	2=0 & SMOD2=	D	T1X12=1 & SMOD2=0			
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error	
1200	230	204	0.16%				
2400	243	230	0.16%	100		0.16%	
4800		243	0.16%	178	100	0.16%	
9600				217	178	0.16%	
14400				230	204	0.16%	
19200					217	0.16%	
28800				243	230	0.16%	
38400				246	236	2.34%	
57600					243	0.16%	
115200							

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12	2=1 & SMOD2	=1		
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
115.2K				243	230	0.16%		
230.4K					243	0.16%		
460.8K								

Table 18–11. Timer 1 Generated High Baud Rates @ Fsysclk=12.0MHz

Table 18–12. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz

	TH1, the Reload Value						
Baud Rate	T1X12	2=0 & SMOD2=0	D	T1X12=1 & SMOD2=0			
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error	
1200	204	152	0.16%				
2400	230	204	0.16%				
4800	243	230	0.16%	100		0.16%	
9600		243	0.16%	178	100	0.16%	
14400				204	152	0.16%	
19200				217	178	0.16%	
28800				230	204	0.16%	
38400					217	0.16%	
57600				243	230	0.16%	
115200					243	0.16%	

Table 18–13. Timer 1 Generated High Baud Rates @ Fsysclk=24.0MHz

Baud Rate	TH1, the Reload Value						
	T1X12=0 & SMOD2=1			T1X12	2=1 & SMOD2=1		
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error	
230.4K				243	230	0.16%	
460.8K					243	0.16%	
691.2K							
921.6K							

Table 18-14. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=29.4912MHz

	TH1, the Reload Value							
Baud Rate	T1X1:	2=0 & SMOD2=0	ט	T1X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	192	128	0.0%					
2400	224	192	0.0%					
4800	240	224	0.0%	64		0.0%		
9600	248	240	0.0%	160	64	0.0%		
14400				192	128	0.0%		
19200	252	248	0.0%	208	160	0.0%		
28800				224	192	0.0%		
38400				232	208	0.0%		

57600	 	 240	224	0.0%
115200	 	 248	240	0.0%
230.4K	 	 252	248	0.0%
460.8K	 	 254	252	0.0%
921.6K	 	 255	254	0.0%
1.8432M	 	 	255	0.0%

Table 18–15. . Timer 1 Generated High Baud Rates @ Fsysclk=29.4912MHz

	TH1, the Reload Value							
Baud Rate	T1X12	T1X12=0 & SMOD2=1		T1X12	2=1 & SMOD2	=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1.8432M				254	252	0.0%		
2.7648M								
3.6864M					254			

Table 18-16. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz

	TH1, the Reload Value								
Baud Rate	T1X12	2=0 & SMOD2=0	ט	T1X12	2=1 & SMOD2	=0			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	160	64	0.0%						
2400	208	160	0.0%						
4800	232	208	0.0%						
9600	244	232	0.0%	112		0.0%			
14400	248	240	0.0%	160	64	0.0%			
19200	250	244	0.0%	184	112	0.0%			
28800	252	248	0.0%	208	160	0.0%			
38400	253	250	0.0%	220	184	0.0%			
57600	254	252	0.0%	232	208	0.0%			
115200	255	254	0.0%	244	232	0.0%			
230.4K		255	0.0%	250	244	0.0%			
460.8K				253	250	0.0%			
921.6K					253	0.0%			
2.7648M					255	0.0%			

Table 18–17. Timer 1 Generated High Baud Rates @ Fsysclk=44.2368MHz

Baud Rate	TH1, the Reload Value							
	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
2.7648M				254	252	0.0%		
3.6864M					253	0.0%		
5.5296M					254	0.0%		

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	187	118	0.64%					
2400	221	186	-0.79%					
4800	239	222	2.12%	48		0.16%		
9600		239	2.12%	152	48	0.16%		
14400				187	118	0.64%		
19200				204	152	0.16%		
28800				221	186	-0.79%		
38400				230	204	0.16%		
57600				239	222	2.12%		
115200					239	2.12%		

Table 18–18. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=32MHz

Table 18–19. Timer 1 Generated High Baud Rates @ Fsysclk=32MHz

	TH1, the Reload Value							
Baud Rate	T1X12=0 & SMOD2=1			T1X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
38400				152	48	0.16%		
57600					117	-0.08%		
115200					187	0.64%		
230.4K					221	-0.79%		

Table 18-20. Timer 1 Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz

	TH1, the Reload Value								
Baud Rate	T1X12=0 & SMOD2=0			T1X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	152	48	0.16%						
2400	204	152	0.16%						
4800	230	204	0.16%						
9600	243	230	0.16%	100		0.16%			
14400		239	2.12%	152	48	0.16%			
19200		243	0.16%	178	100	0.16%			
28800				204	152	0.16%			
38400				217	178	0.16%			
57600				230	204	0.16%			
115200				243	230	0.16%			
230.4K					243	0.16%			

	TH1, the Reload Value							
Baud Rate	T1X12	2=0 & SMOD2= ⁻	1	T1X12	2=1 & SMOD2	=1		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
230.4K				230	204	0.16%		
460.8K				243	230	0.16%		
921.6K					243	0.16%		

Table 18–21. Timer 1 Generated High Baud Rates @ F_{sysclk}=48.0MHz

18.8.4.2. Using Timer 2 as the Baud Rate Generator

When Timer 2 is used as the baud rate generator (either TCLK or RCLK in T2CON is '1'), the baud rate is as follows.

Mode 1, 3 Baud Rate = -	2 ^{SMOD2 X (SMOD1+1)} x F _{SYSCLK}	; T2X12=0
Noue 1, 5 Dadu Rale =	32 x (65536 – (RCAP2H, RCAP2L))	; T2 CLK Source = SYSCLK/12
or =	2 ^{SMOD2 X (SMOD1+1)} X F _{SYSCLK}	; T2X12=1
01 =	16 x (65536 - (RCAP2H, RCAP2L))	; T2 CLK Source = SYSCLK

Note:

If SMOD2=0, the baud rate formula is as same as standard 8051. If SMOD2=1, there is an enhanced function for baud rate setting. Table 18–22 defines the Baud Rate setting with SMOD2 factor in Timer 2 baud rate generator.

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	Х	Default Baud Rate	Standard function	± 3%
1	0	Double Baud Rate	Enhanced function	± 3%
1	1	Double Baud Rate X2	Enhanced function	± 2%

Note: When Timer 2 in Double Baud Rate x2 (SMOD1=1 & SMOD2=1) mode, the RCAP2H & RPAC2L can not equal to 65534 & 65535.

Table 18–23 ~ Table 18–38 list various commonly used baud rates and how they can be obtained from Timer 2 in its Baud-Rate Generator Mode.

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	65248	65248	0.0%	64960	64960	0.0%		
2400	65392	65392	0.0%	65248	65248	0.0%		
4800	65464	65464	0.0%	65392	65392	0.0%		
9600	65500	65500	0.0%	65464	65464	0.0%		
14400	65512	65512	0.0%	65488	65488	0.0%		
19200	65518	65518	0.0%	65500	65500	0.0%		
28800	65524	65524	0.0%	65512	65512	0.0%		
38400	65527	65527	0.0%	65518	65518	0.0%		
57600	65530	65530	0.0%	65524	65524	0.0%		
115200	65533	65533	0.0%	65530	65530	0.0%		
230400				65533	65533	0.0%		

Table 18–23. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=11.0592MHz

Table 18–24. Timer 2 Generated High Baud Rates @ Fsysclk=11.0592MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K	65533	65530	0.0%	65530	65524	0.0%		
460.8K		65533	0.0%	65533	65530	0.0%		
691.2K	65535	65534	0.0%	65534	65532	0.0%		
921.6K					65533	0.0%		
1.3824M		65535	0.0%	65535	65534	0.0%		
2.7648M					65535	0.0%		

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12	2=1 & SMOD2	=0		
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	64960	64960	0.0%	64384	64384	0.0%		
2400	65248	65248	0.0%	64960	64960	0.0%		
4800	65392	65392	0.0%	65248	65248	0.0%		
9600	65464	65464	0.0%	65392	65392	0.0%		
14400	65488	65488	0.0%	65440	65440	0.0%		
19200	65500	65500	0.0%	65464	65464	0.0%		
28800	65512	65512	0.0%	65488	65488	0.0%		
38400	65518	65518	0.0%	65500	65500	0.0%		
57600	65524	65524	0.0%	65512	65512	0.0%		
115200	65530	65530	0.0%	65524	65524	0.0%		
230400	65533	65533	0.0%	65530	65530	0.0%		
460800				65533	65533	0.0%		

Table 18–25. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

Table 18-26.	Timer 2 Generated Hig	h Baud Rates @	₽ Fsysclκ=22.1184MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12	T2X12=0 & SMOD2=1		T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
460.8K	65533	65530	0.0%	65530	65524	0.0%		
691.2K	65534	65532	0.0%	65532	65528	0.0%		
921.6K		65533	0.0%	65533	65530	0.0%		
1.3824M	65535	65534	0.0%	65534	65532	0.0%		
1.8432M					65533	0.0%		
2.7648M		65535	0.0%	65535	65534	0.0%		
5.5296M					65535	0.0%		

Table 18-27. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0				
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error		
1200	65224	65224	0.16%	64912	64912	0.16%		
2400	65380	65380	0.16%	65224	65224	0.16%		
4800	65458	65458	0.16%	65380	65380	0.16%		
9600	65497	65497	0.16%	65458	65458	0.16%		
14400	65510	65510	0.16%	65484	65484	0.16%		
19200	65516	65516	2.34%	65497	65497	0.16%		
28800	65523	65523	0.16%	65510	65510	0.16%		
38400				65516	65516	2.34%		
57600				65523	65523	0.16%		
115200								

~~~	able to 20. Timer 2 Generated High Dada Nates @ T SYSCER=12.00012								
		[RCAP2H, RCAP2L], the Reload Value							
	Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
		SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
	115.2K		65523	0.16%	65523	65510	0.16%		
	230.4K					65523	0.16%		

# Table 18–28. Timer 2 Generated High Baud Rates @ F_{SYSCLK}=12.0MHz

Table 18–29. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=24.0MHz

	[RCAP2H, RCAP2L], the Reload Value								
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0					
	SMOD=0	SMOD=1	Error	SMOD=0	SMOD=1	Error			
1200	64912	64912	0.16%	64288	64288	0.16%			
2400	65224	65224	0.16%	64912	64912	0.16%			
4800	65380	65380	0.16%	65224	65224	0.16%			
9600	65458	65458	0.16%	65380	65380	0.16%			
14400	65484	65484	0.16%	65432	65432	0.16%			
19200	65497	65497	0.16%	65458	65458	0.16%			
28800	65510	65510	0.16%	65484	65484	0.16%			
38400	65516	65516	2.34%	65497	65497	0.16%			
57600	65523	65523	0.16%	65510	65510	0.16%			
115200				65523	65523	0.16%			

Table 18–30. Timer 2 Generated High Baud Rates @ Fsysclk=24.0MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD=0	SMOD=1	Error		
230.4K		65523	0.16%	65523	65510	0.16%		
460.8K					65523	0.16%		

Table 18–31. Timer 2 Generated Commonly Used Baud Rates @ F_{SYSCLK}=29.4912MH z

		[RCAP2H, RCAP2L], the Reload Value								
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0						
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error				
1200	64768	64768	0.0%	64000	64000	0.0%				
2400	65152	65152	0.0%	64768	64768	0.0%				
4800	65344	65344	0.0%	65152	65152	0.0%				
9600	65440	65440	0.0%	65344	65344	0.0%				
14400	65472	65472	0.0%	65408	65408	0.0%				
19200	65488	65488	0.0%	65440	65440	0.0%				
28800	65504	65504	0.0%	65472	65472	0.0%				
38400	65512	65512	0.0%	65488	65488	0.0%				
57600	65520	65520	0.0%	65504	65504	0.0%				
115200	65528	65528	0.0%	65520	65520	0.0%				
230.4K	65532	65532	0.0%	65528	65528	0.0%				

460.8K	65534	65534	0.0%	65532	65532	0.0%
921.6K	65535	65535	0.0%	65534	65534	0.0%

Table 18–32. Timer 2 Generated High Baud Rates @ Fsysclk=29.4912MHz

	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
921.6K	65534	65532	0.0%	65532	65528	0.0%	

## Table 18–33. Timer 2 Generated Commonly Used Baud Rates @ F_{SYSCLK}=44.2368MHz

		[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=0			T2X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error			
1200	64384	64384	0.0%	63232	63232	0.0%			
2400	64960	64960	0.0%	64384	64384	0.0%			
4800	65248	65248	0.0%	64960	64960	0.0%			
9600	65392	65392	0.0%	65248	65248	0.0%			
14400	65440	65440	0.0%	65344	65344	0.0%			
19200	65464	65464	0.0%	65392	65392	0.0%			
28800	65488	65488	0.0%	65440	65440	0.0%			
38400	65500	65500	0.0%	65464	65464	0.0%			
57600	65512	65512	0.0%	65488	65488	0.0%			
115200	65524	65524	0.0%	65512	65512	0.0%			
230.4K	65530	65530	0.0%	65524	65524	0.0%			
460.8K	65533	65533	0.0%	65530	65530	0.0%			
691.2K	65534	65534	0.0%	65532	65532	0.0%			
921.6K				65533	65533	0.0%			
1.3824M	65535	65535	0.0%	65534	65534	0.0%			
2.7648M				65535	65535	0.0%			

# Table 18–34. Timer 2 Generated High Baud Rates @ Fsysclk=44.2368MHz

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
2.7648M	65535	65534	0.0%	65534	65532	0.0%		
5.5296M		65535	0.0%	65535	<del>65534</del>	0.0%		
11.0592M					<del>65535</del>	0.0%		

	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12	2=0 & SMOD2=	T2X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	64703	64703	0.04%	63870	63870	0.04%		
2400	65120	65120	0.16%	64703	64703	0.04%		
4800	65328	65328	-0.16%	65120	65120	0.16%		
9600	65432	65432	-0.16%	65328	65328	0.16%		
14400	65467	65467	0.64%	65398	65398	0.64%		
19200	65484	65484	0.16%	65432	65432	0.16%		
28800	65502	65502	2.12%	65467	65467	0.64%		
38400	65510	65510	0.16%	65484	65484	0.16%		
57600	65519	65519	2.12%	65502	65502	2.12%		
115200				65519	65519	2.12%		

Table 18–35. Timer 2 Generated Commonly Used Baud Rates @ Fsysclk=32MHz

Table 18–36. Timer 2 Generated High Baud Rates @ Fsysclk=32MHz

	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12=0 & SMOD2=1			T2X12=1 & SMOD2=1			
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
115200	65519	65502	2.12%	65501	65467	0.64%	
230.4K					65501	-0.79%	

Table 18–37. Timer 2 Generated Common	ly Used Baud Rates @ FsyscLκ=48.0MHz
---------------------------------------	--------------------------------------


	[RCAP2H, RCAP2L], the Reload Value							
Baud Rate	T2X12	2=0 & SMOD2=0	T2X12=1 & SMOD2=0					
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error		
1200	64286	64286	0.00%	63036	63036	0.00%		
2400	64911	64911	0.00%	64286	64286	0.00%		
4800	65224	65224	0.16%	64911	64911	0.00%		
9600	65380	65380	0.16%	65224	65224	0.16%		
14400	65432	65432	0.16%	65328	65328	0.16%		
19200	65458	65458	0.16%	65380	65380	0.16%		
28800	65484	65484	0.16%	65432	65432	0.16%		
38400	65497	65497	0.16%	65458	65458	0.16%		
57600	65510	65510	0.16%	65484	65484	0.16%		
115200	65523	65523	0.16%	65510	65510	0.16%		
230.4K				65523	65523	0.16%		

	[RCAP2H, RCAP2L], the Reload Value						
Baud Rate	T2X12	2=0 & SMOD2= ²	T2X12=1 & SMOD2=1				
	SMOD1=0	SMOD1=1	Error	SMOD1=0	SMOD1=1	Error	
230.4K	65523	65510	0.16%	65510	65484	0.16%	
460.8K		65522	0.16%	65523	65510	0.16%	
691.2K							
921.6K					65523	0.16%	

Table 18–38. Timer 2 Generated High Baud Rates @ Fsysclk=48.0MHz

## 18.8.4.3. Using Split Timer 2 as the Baud Rate Generator

When Timer 2 is in Split mode and used as the baud rate generator (either TCLK or RCLK in T2CON is '1'), the baud rate is as follows.



Note:

Table 18–39 defines the Baud Rate setting with SMOD2 and SMOD1 factors in Split Timer 2 baud rate generator.

Table 18-39. SMOD2 application criteria in Mode 1 & 3 using Split Timer 2

SMO	D2 SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	Х	Default Baud Rate	Standard function	± 3%
1	0	Double Baud Rate	Enhanced function	± 3%
1	1	Double Baud Rate X2	Enhanced function	± 2%

Note: When Timer 2 in Double Baud Rate x2 (SMOD1=1 & SMOD2=1) mode, the RPAC2L can not equal to 254 & 255.

## 18.8.4.4. Using S0 Baud Rate Timer as the Baud Rate Generator (S0BRG)

The S0 of **MGEQ1C064** has embedded a dedicated baud rate generator (S0BRG), which detailed function is described in Section "18.11.2 Independent Baud Rate Generator S0BRG for S0". When S0BRG is used as the baud rate generator of S0, the baud rate is as follows.

Mode 1, 3 Baud Rate = —	2 ^(SMOD2) 32	— x –	F _{SYSCLK} 12 x (256 - S0BRT)	- ; S0TX12=0, SMOD1=0
or =	2 ^(SMOD2) 32	— x –	F _{SYSCLK} 1 x (256 - S0BRT)	- ; S0TX12=1, SMOD1=0

Note:

 Table 18–40 defines the Baud Rate setting with SMOD2 and SMOD1 factors in S0BRG.

Table 18-40. SMOD2 application criteria in Mode 1 & 3 using S0BRG

SMOD2	SMOD1	Baud Rate	Note	Recommended Max. Receive Error (%)
0	0	Default Baud Rate	Standard function	± 3%
1	0	Double Baud Rate	Enhanced function	± 3%

## 18.8.4.5. Using S1 Baud Rate Timer as the Baud Rate Generator (S1BRG)

The secondary UART (S1) in **MGEQ1C064** has an independent baud-rate generator. S0 can set URTS (S0CFG.7) to select the S1BRT as the timer source for UART Mode 1 and Mode 3. See Section "19.7 S1 Baud Rate Generator for S0" for the details on S0 baud rate select.


# 18.9. Serial Port 0 Mode 4 (SPI Master)

The Serial Port 0 of **MGEQ1C064** is embedded an additional Mode 4 to support SPI master engine. The Mode 4 is selected by SM30, SM00 and SM10. Please reference "Table 18–1. Serial Port 0 Mode Selection"


URM0X3 also controls the SPI transfer speed. If URM0X3 = 0, the SPI clock frequency is SYSCLK/12. If URM0X3 = 1, the SPI clock frequency is SYSCLK/4.

The SPI master in **MGEQ1C064** uses the TXD0 as SPICLK, RXD0 as MOSI, and S0MI as MISO. nSS is selected by MCU software on other port pin. Figure 18–11 shows the SPI connection. It also can support the configuration for multiple slave communication in Figure 18–12.









The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MGEQ1C064** uses an easy way by initialize SPI clock assigned port pin (TXD0) polarity to fit them. Table 18–41 shows the serial port Mode 4 mapping with the four SPI operating mode.

SPI Mode	CPOL	CPHA	Configuration in TXD0
0	0	0	Clear TXD0 output register to "0"
1	0	1	Clear TXD0 output register to "0"
2	1	0	Set TXD0 output register to "1"
3	1	1	Set TXD0 output register to "1"

Table 18–41. SPI mode mapping with Serial Port Mode 4 configuration

For bit order control (DORD) on SPI serial transfer, **MGEQ1C064** provides a control bit, S0DOR, to control the data bit order by software program. S0DOR default is "1", LSB first.

Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal triggers the UART engine to start the transmission. The data in the S0BUF would be shifted into the RXD0 pin as MOSI serial data. The SPI shift clock is built on the TXD0 pin for SPICLK output. After eight raising edge of shift clocks passing, TI0 would be asserted by hardware to indicate the end of transmission. And the contents on the S0MI pin would be sampled and shifted into shift register. Then, "read S0BUF" can get the SPI shift-in data. Figure 18–13 shows the transmission waveform in Mode 0. RI0 will not be asserted in Mode 4.

Figure 18–13. Serial Port 0 Mode 4 transmission waveform (n = 0)

Write to SnBUF _	
TXDn (SPICLK) –	Software set/clear TXDn output register to initial clock polarity
RXDn (MOSI)	X D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X
SnMI – (MISO) –	X D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X
TIn _	
RIn _	

# 18.10. Serial Port 0 Register

All the four operation modes of the serial port are the same as those of the standard 8051 except the baud rate setting. Three registers, PCON, AUXR2 and S0CFG, are related to the baud rate setting:

## S0CON: Serial port 0 Control Register

SFR Page	= 0 only

SFR Address	s = 0x98	RESET = 0000-0000					
7	6	5	4	3	2	1	0
SM00/FE	SM10	SM20	REN0	TB80	RB80	TI0	RI0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: FE, Framing Error bit. The SMOD0 bit must be set to enable access to the FE bit.

0: The FE bit is not cleared by valid frames but should be cleared by software.

1: This bit is set by the receiver when an invalid stop bit is detected.

Bit 7: Serial port 0 mode bit 0, (SMOD0 must = 0 to access bit SM00) Bit 6: Serial port 0 mode bit 1.

SM30	SM00	SM10	Mode	Description	Baud Rate
0	0	0	0 shift register		SYSCLK/12 or SYSCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32, /16, /8
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 0 mode bit 2.

0: Disable SM20 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM20=1, RI0 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM20=1 then RI0 will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address address. In Mode 0, SM20 should be 0.

Bit 4: REN0, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB80, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB80, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM20 = 0, RB80 is the stop bit that was received. In Mode 0, RB80 is not used.

Bit 1: TI0. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI0. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM20).

#### S0BUF: Serial port 0 Buffer Register

SFR Page	= 0 only	-					
SFR Address = 0x99 RESET = XXXX-XXXX							
7	6	5	4	3	2	1	0
S0BUF.7	S0BUF.6	S0BUF.5	S0BUF.4	S0BUF.3	S0BUF.2	S0BUF.1	S0BUF.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

## SADDR: Slave Address Register

SFR Page	= 0~F						
SFR Address = 0xA9 RESET = 0000-0000							
7	6	5	4	3	2	1	0
SADDR.7	SADDR.6	SADDR.5	SADDR.4	SADDR.3	SADDR.2	SADDR.1	SADDR.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### SADEN: Slave Address Mask Register (SMOD3 = 0)

SFR Page	= 0~F						
SFR Address         = 0xB9         RESET = 0000-0000							
7	6	5	4	3	2	1	0
SADEN.7	SADEN.6	SADEN.5	SADEN.4	SADEN.3	SADEN.2	SADEN.1	SADEN.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SADDR register is combined with SADEN register to form Given/Broadcast Address for automatic address recognition. In fact, SADEN functions as the "mask" register for SADDR register. The following is the example for it.

SADDR =	1100 0000	
SADEN =	1111 1101	
Given =	1100 00x0 -	_►

The "Given" slave address will be checked except bit 1 is treated as "don't care"

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zero in this result is considered as "don't care". Upon reset, SADDR and SADEN are loaded with all 0s. This produces a Given Address of all "don't care" and a Broadcast Address of all "don't care". This disables the automatic address detection feature.

#### PCON0: Power Control Register 0

SFR Page	= 0~F	POR = 0001-0000						
SFR Address = 0x87 RESET = 0000-0000								
7	6	5	4	3	2	1	0	
SMOD1	SMOD0	GF	POF	GF1	GF0	PD	IDL	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: SMOD1, double Baud rate control bit.

0: Disable double Baud rate of the UART.

1: Enable double Baud rate of the UART in mode 1, 2, or 3.

Bit 6: SMOD0, Frame Error select.

0: S0CON.7 is SM0 function.

1: S0CON.7 is FE function. Note that FE will be set after a frame error regardless of the state of SMOD0.

#### S0CFG: Serial Port 0 Configuration Register

SFR Page	= 0 only	0	Ū				
SFR Address         = 0x9C         RESET = 0000-1000							
7	6	5	4	3	2	1	0
URTS	SMOD2	URM0X3	SM30	SODOR	BTI	UTIE	SMOD3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: URTS, UART0 Timer Selection.

- 0: Timer 1 or Timer 2 can be used as the Baud Rate Generator in Mode 1 and Mode 3.
- 1: Timer 1 overflow signal is replaced by the UART1 Baud Rate Timer overflow signal when Timer 1 is selected as the Baud Rate Generator in Mode1 or Mode 3 of the UART0. (Refer Section "18.8.4 Baud Rate in Mode 1 & 3".)

Bit 6: SMOD2, UART0 extra double baud rate selector.

- 0: Disable extra double baud rate for UART0.
- 1: Enable extra double baud rate for UART0.

Bit 5: URM0X3, this bit control the baud rate in S0 mode 0 and mode 4.

S1 in mode 0 and mode4:

0: Clear to select SYSCLK/12 as the baud rate for S0 Mode 0 and Mode 4.

1: Set to select SYSCLK/4 as the baud rate for S0 Mode 0 and Mode 4.

Bit 4: SM30, Serial Port Mode control bit 3.

Bit 3: S0DOR, Serial Port 0 data order control in all operating modes.

If S0 is not in Timer mode:

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S0DOR is set to "1" by default.

If S0 is in Timer mode:

0: Set the S0BRG to 8-bit reload timer/counter mode.

1: Set the S0BRG to 16-bit timer/counter mode.

Bit 2: BTI, Block TI0 in Serial Port 0 Interrupt.

0: Retain the TI0 to be a source of Serial Port 0 Interrupt.

1: Block TI0 to be a source of Serial Port 0 Interrupt.

Bit 1: UTIE, S0 TI0 Enabled in system flag interrupt.

0: Disable the interrupt vector sharing for TI0 in system flag interrupt.

1: Set TIO flag will share the interrupt vector with system flag interrupt.

Bit 0: SMOD3, S0CR1 access control.

0: Disable S0CR1 access. CPU accesses SFR address 0xB9 to read/write SADEN.

1: Enable S0CR1 access. CPU accesses SFR address 0xB9 to read/write S0CR1.

#### AUXR2: Auxiliary Register 2

SFR I	Page	= 0~F

SFR Addres	s = 0xA3		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
STAF	STOF	0	COPLK	T1X12	T0X12	T1CKOE	TOCKOE	
R/W	R/W	W	W	R/W	R/W	R/W	R/W	

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source. If set, the UART0 baud rate by Timer 1 in Mode 1 and Mode 3 is 12 times than standard 8051 function.

## AUXR3: Auxiliary Register 3

SFR Page SFR Address	SFR Page = 0 only SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0	
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	TOXL	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 3: S0PS0, Serial Port 0 pin Selection 0. (S0PS1 at AUXR10.3)

S0PS1~0	RXD0	TXD0
00	P3.0	P3.1
01	P4.4	P4.5
10	P3.1	P3.0
11	P7.0	P7.1

#### AUXR6: Auxiliary Register 6

	SFR Page	= 3 only						
SFR Address = 0xA4 RESET = 0000-0000								
	7	6	5	4	3	2	1	0
	KBIHPS1	<b>KBIHPS0</b>	KBILPS0	<b>KBILPS0</b>	T3FCS	T2FCS	SnMIPS	S0COPS
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

SnMIPS	SOMI	S1MI	S2MI	S3MI
0	P6.2	P6.3	P7.0	P7.1
1	P5.7	P6.7	P6.6	P6.5

Bit 0: S0COPS, S0BRG Clock Output (S0CKO) port pin Selection.

S0COPS	SOCKO
0	P4.7
1	P4.4

# 18.11. Serial Port 0 Enhance function

If SMOD3 (S0CFG.0) is set, SFR address 0xB9 will be accessed on S0CR1. S0CR1 control the enhanced function of serial port 0 including :

- Enable S0 embedded baud rate generator, S0BRG
- Enable the S0 TX or RX to select the baud rate time base by S0BRG
- Enable S0BRG to behave a general timer
- Enable S0 to enter LIN bus mode

#### S0CR1: Serial Port 0 Control Register 1 (SMOD3 = 1)

SFR Page = 0~F

R/W	R/W	R/W	R/W	R/W	R/W	W	W
S0TR	S0TX12	SOTCK	SORCK	SOCKOE	ARTE		
7	6	5	4	3	2	1	0
SFR Address	s = 0xB9				RESET =	0000-0000	

Bit 7: S0TR, UART0 Baud Rate Generator control bit.

0: Clear to stop S0BRG operation.

1: Set to start S0BRG operation.

Bit 6: S0TX12, S0BRG clock source selection.

0: Clear to select SYSCLK/12 as the clock source of S0BRG.

1: Set to select SYSCLK as the clock source of S0BRG.

Bit 5: S0TCK, S0 control bit to select S0BRG overflow for UART0 transmit clock.

0: Cause Timer 1 or Timer 2 overflow to be used for the transmit clock.

1: Cause the S0 to use S0BRG overflow for it's transmit clock and operating mode control.

Bit 4: S0RCK, S0 control bit to select S0BRG overflow for UART0 receive clock.

0: Cause Timer 1 or Timer 2 overflow to be used for the receive clock.

1: Cause the S0 to use S0BRG overflow for it's receive clock and operating mode control.

Bit 3: S0CKOE, S0BRG clock output control.

0: Disable S0BRG clock output on S0CKO.

1: Enable S0BRG clock output on S0CKO.

Bit 2: ARTE, Auto Repeat Transmit Enable.

0: Disable auto repeat transmit.

1: Auto repeat transmit enable.

Bit 1~0: Reserved. Software must write "0" on these bits when S0CR1 is written.

## S0BRT: Serial port 0 Baud Rate Timer Reload Register

SFR Page	= 0 only			0			
SFR Address = 0x9A RESET = 0000-0000							
7	6	5	4	3	2	1	0
S0BRT.7	S0BRT.6	S0BRT.5	S0BRT.4	S0BRT.3	S0BRT.2	S0BRT.1	S0BRT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

#### S0BRC: Serial port 0 Baud Rate Counter Register

SFR Page	= 0 only						
SFR Address	s = 0x9B				RESET =	0000-0000	
7	6	5	4	3	2	1	0
S0BRC.7	S0BRC.6	S0BRC.5	S0BRC.4	S0BRC.3	S0BRC.2	S0BRC.1	S0BRC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S0TR (S0CR1.7) = 0, software writing S0BRT will store the data content to S0BRT and S0BRC concurrently. If S0TR = 1, software writing S0BRT will not store the data to S0BRC.

## 18.11.1. S0 Baud Rate Generator (S0BRG)

The **MGEQ1C064** has an embedded Baud Rate Generator to generate the clock for serial port 0 operation. It is constructed by an 8-bit up-counter, S0BRC, and an 8-bit reload register, S0BRT. The overflow (S0TOF) of S0BRC is the time base of UART0 serial engine in all operation modes and triggers the S0BRT content reloaded into S0BRC for the consecutive counting.

If S0TR = 0, software writing S0BRT will modify S0BRC simultaneously. After S0TR enabled to start the S0BRC counting, it is no influence on S0BRC when S0BRT is writing. Modifying S0BRC is always independent with S0BRT content.

This baud rate generator can also provide the time base for clock output, S0CKO, from the S0BRC overflow rate by 2 (S0TOF/2). S0TOF also supplies the toggle source for other peripherals' clock input. Regardless S0 engine is running or pending, S0BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 0 Baud Rate Generator is shown in Figure 18–14.




Figure 18–14. SOBRG configuration

## 18.11.2. Independent Baud Rate Generator S0BRG for S0

To give S0 more flexibility, S0 Baud Rate Generator S0BRG can be selected as Baud Rate source. The configuration of the Serial Port 0 baud rate selection please reference "Figure 18–10. S0 Baud Rate Selection"

## 18.11.3. S0 LIN Bus Register

#### S0CFG1: Serial Port 0 Configuration Register 1

SFR Page	= 0 only						
SFR Address	6 = <b>0x9D</b>				RESET =	0000-00xx	
7	6	5	4	3	2	1	
SBF0	TXER0	S0SB16	ATBR0	TXRX0	SYNC0		
R/W	R/W	R/W	R/W	R/W	R/W	W	

Bit 7: SBF0, Sync-Break Flag on S0.

0: Must be cleared by software.

1: Set by hardware at the end of the break event detection on LIN bus. In master mode, it is set combined with TIO flag. In slave mode, it is set combined with RIO.

Bit 6: TXER0, LIN Transmit Error on S0.

0: Must be cleared by software.

1: In TX mode, set by hardware at the transmit error detection on LIN bus.

Bit 5: S0SB16, Sync-Break 16 Bit enable on S0.

0: Select 13-bit Sync-Break transmitting in master mode.

1: Select 16-bit Sync-Break transmitting in master mode.

Bit 4: ATBR0, Auto Baud Rate on S0.

0: Auto cleared by hardware at the end of SYNC field.

1: Before SYNC field, set by software to perform auto baud rate adjustment on LIN bus SYNC field in slave RX mode.

Bit 3: TXRX0, TX/RX selection on S0 LIN bus.

0: Select the LIN bus interface engine to RX function.

1: Select the LIN bus interface engine to TX function.

Bit 2: SYNC, Sync-break Control bit on S0.

0: Auto cleared when Sync-Break is sent in master mode or received in slave mode.


1: Set by software. If set in master mode, next writing S0BUF will send a Sync-Break on LIN bus. If set in slave mode, the LIN interface engine will wait to receive a Sync-Break.

Bit 1~0: Reserved. Software must write "0" on these bits when S0CFG1 is written.

## 18.11.4. S0 acts as 8-bit Timer Mode

S0 8-bit Timer Mode is shown in Figure 18–15.


#### Figure 18–15. S0 8-bit Timer Mode



## 18.11.5. S0 acts as 16-bit Timer Mode

S0 16-bit Timer Mode is shown in Figure 18–16.







## 18.11.6. S0BRG Programmable Clock Output

S0BRG has a clock output mode is shown in Figure 18–17 and Figure 18–18.

#### Figure 18–17. S0BRG Clock Output (S0BRG in 8-bit Timer Mode)



## Figure 18–18. S0BRG Clock Output (S0BRG for UART Mode)



# AUXR6: Auxiliary Register 6

SFR Page	= 3 only						
SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
KBI4PS1	KBI4PS0	KBI6PS0	KBI2PS0	T3FCS	T2FCS	SnMIPS	S0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 0: S0COPS, S0BRG Clock Output (S0CKO) port pin Selection.

S0COPS	SOCKO
0	P4.7
1	P4.4

# 19. Serial Port 1 (UART1)

The **MGEQ1C064** is equipped with a secondary UART (hereafter, called UART1), which has **5** operation modes, Mode 0 ~ Mode 4, the same as the first UART (UART0) except the following differences:

(1) The UART1 has no enhanced functions: Framing Error Detection and Auto Address Recognition.

- (2) The UART1 use the dedicated Baud Rate Timer as its Baud Rate Generator (S1BRG).
- (3) The UART1 uses TXD1 and RXD1 for transmit and receive, respectively.
- (4) The Baud Rate Generator provides the toggle source for S1CKO and peripheral clock.
- (5) S1 + S1BRG can be configured to an 8-bit auto-reload timer with port change detection.
- (6) In mode 0 and mode 4, S1TX12 of UART1 is the same function as URM0X3 in UART0.

The UART1 and UART0 in **MGEQ1C064** can operate simultaneously in identical or different modes and communication speeds.

# 19.1. Serial Port 1 Baud Rate Generator (S1BRG)


The **MGEQ1C064** has an embedded Baud Rate Generator to generate the UART clock for serial port 1 operation in mode 1 and mode 3. It is constructed by an 8-bit up-counter, S1BRC, and an 8-bit reload register, S1BRT. The overflow (S1TOF) of S1BRC is the time base of UART1 serial engine in mode 1 and mode 3 and triggers the S1BRT content reloaded into S1BRC for the consecutive counting.

If S1TR = 0, software writing S1BRT will modify S1BRC simultaneously. After S1TR enabled to start the S1BRC counting, it is no influence on S1BRC when S1BRT is writing. Modifying S1BRC is always independent with S1BRT content.

This baud rate generator can also provide the time base for serial port 0 by software configured. There is an addition clock output, S1CKO, from the S1BRC overflow rate by 2 (S1TOF/2). S1TOF also supplies the toggle source for other peripherals' clock input. Regardless S1 engine is running or pending, S1BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 1 Baud Rate Generator is shown in Figure 19–1.

#### Figure 19–1. S1BRG configuration (S1TME=0)



# 19.2. Serial Port 1 Baud Rate Setting

# 19.2.1. Baud Rate in Mode 0

S1 Mode 0 Baud Rate ed	quation: (n=1)		
Sn Mode 0 Baud Rate =	F _{SYSCLK}	- ; SnTX12=0	
	12	- , 311×12=0	
or =	F _{SYSCLK}	- ; SnTX12=1	

## 19.2.2. Baud Rate in Mode 2

S1 Mode 2 Baud Rate equation: (n=1) Sn Mode 2 Baud Rate =  $\frac{2^{SnMOD1}}{64}$  X F_{SYSCLK}; SnM0X3=0 or =  $\frac{2^{SnMOD1}}{192}$  X F_{SYSCLK}; SnM0X3=1

## Table 19–1. S1 Mode 2 Baud Rates @ Fsysclk=11.0592MHz

Baud Rate	S1M0X3	S1MOD1	Error
172800	0	0	0.0%
345600	0	1	0.0%
57600	1	0	0.0%
115200	1	1	0.0%

Table 19–2. S1 Mode 2 Baud Rates @ F_{SYSCLK}=12.00MHz

		OTOOLIC	
Baud Rate	S1M0X3	S1MOD1	Error
187500	0	0	0.0%
375000	0	1	0.0%
62500	1	0	0.0%
125000	1	1	0.0%

## 19.2.3. Baud Rate in Mode 1 & 3

S1 Mode 1, 3 Baud Rate equ	ation: (n=1)			
Sn Mode 1, 3 Baud Rate = -	2 ^{SnMOD1}	_ X .	F _{SYSCLK}	: SnTX12=0
	32	- X -	12 x (256 - SnBRT)	, 311712=0
or – –	$2^{SnMOD1}$	- X .	F _{SYSCLK}	· : SnTX12=1
or = —	32	- ^ ·	1 x (256 – SnBRT)	, 3117(12-1

Table  $19-3 \sim$  Table 19-6 list various commonly used baud rates and how they can be obtained from S1BRG, serial port 1 baud rate generator.

		S1BRT	, Reload V	Value of S1BRG				
Baud Rate	S1TX12=0			S1TX12=1				
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error		
1200	232	208	0.0%					
2400	244	232	0.0%	112		0.0%		
4800	250	244	0.0%	184	112	0.0%		
9600	253	250	0.0%	220	184	0.0%		
14400	254	252	0.0%	232	208	0.0%		
19200		253	0.0%	238	220	0.0%		
28800	255	254	0.0%	244	232	0.0%		
38400				247	238	0.0%		
57600		255	0.0%	250	244	0.0%		
115200				253	250	0.0%		
230400					253	0.0%		

Table 19–3 S1BRG	Generated Commonl	v Used Baud Rates	@ F _{SYSCLK} =11.0592MHz

# Table 19–4. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=22.1184MHz

		S1BRT	, Reload V	eload Value of S1BRG					
Baud Rate	S1TX12=0			S1TX12=1					
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error			
1200	208	160	0.0%						
2400	232	208	0.0%			0.0%			
4800	244	232	0.0%	112		0.0%			
9600	250	244	0.0%	184	112	0.0%			
14400	252	248	0.0%	208	160	0.0%			
19200	253	250	0.0%	220	184	0.0%			
28800	254	252	0.0%	232	208	0.0%			
38400		253	0.0%	238	220	0.0%			
57600	255	254	0.0%	244	232	0.0%			
115200		255	0.0%	250	244	0.0%			
230400				253	250	0.0%			
460800					253	0.0%			

	S1BRT, Reload Value of S1BRG						
Baud Rate		S1TX12=0		S1TX12=1			
	S1MOD=0	S1MOD=1	Error	S1MOD=0	S1MOD=1	Error	
1200	230	204	0.16%				
2400	243	230	0.16%	100		0.16%	
4800		243	0.16%	178	100	0.16%	
9600				217	178	0.16%	
14400				230	204	0.16%	
19200					217	0.16%	
28800				243	230	0.16%	
38400				246	236	2.34%	
57600					243	0.16%	
115200							

# Table 19-5. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=12.0MHz

		S1BRT, Reload Value of S1BRG					
Baud Rate		S1TX12=0		S1TX12=1			
	S1MOD=0	S1MOD=1	Error	S1MOD=0	S1MOD=1	Error	
1200	204	152	0.16%				
2400	230	204	0.16%				
4800	243	230	0.16%	100		0.16%	
9600		243	0.16%	178	100	0.16%	
14400				204	152	0.16%	
19200				217	178	0.16%	
28800				230	204	0.16%	
38400					217	0.16%	
57600				243	230	0.16%	
115200					243	0.16%	

Table 19–7. S1BRG Generated Common	ly Used Baud Rates @ Fsysclk=29.4912MHz
------------------------------------	-----------------------------------------

	S1BRT, Reload Value of S1BRG						
Baud Rate	S1TX12=0			S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error	
1200	192	128	0.0%				
2400	224	192	0.0%				
4800	240	224	0.0%	64		0.0%	
9600	248	240	0.0%	160	64	0.0%	
14400				192	128	0.0%	
19200	252	248	0.0%	208	160	0.0%	
28800				224	192	0.0%	
38400				232	208	0.0%	
57600				240	224	0.0%	
115200				248	240	0.0%	
230.4K				252	248	0.0%	
460.8K				254	252	0.0%	
921.6K				255	254	0.0%	
1.8432M					255	0.0%	

	S1BRT, Reload Value of S1BRG						
Baud Rate	S1TX12=0			S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error	
1200	160	64	0.0%				
2400	208	160	0.0%				
4800	232	208	0.0%				
9600	244	232	0.0%	112		0.0%	
14400	248	240	0.0%	160	64	0.0%	
19200	250	244	0.0%	184	112	0.0%	
28800	252	248	0.0%	208	160	0.0%	
38400	253	250	0.0%	220	184	0.0%	
57600	254	252	0.0%	232	208	0.0%	
115200	255	254	0.0%	244	232	0.0%	
230.4K		255	0.0%	250	244	0.0%	
460.8K				253	250	0.0%	
921.6K					253	0.0%	
1.8432M							
2.7648M					255	0.0%	

# Table 19-8. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=44.2368MHz

# Table 19-9. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=32.0MHz

	S1BRT, Reload Value of S1BRG						
Baud Rate		S1TX12=0		S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error	
1200	187	118	0.64%				
2400	221	186	-0.79%				
4800	239	222	2.12%	48		0.16%	
9600		239	2.12%	152	48	0.16%	
14400				187	118	0.64%	
19200				204	152	0.16%	
28800				221	186	-0.79%	
38400				230	204	0.16%	
57600				239	222	2.12%	
115200					239	2.12%	

	S1BRT, Reload Value of S1BRG						
Baud Rate		S1TX12=0		S1TX12=1			
	S1MOD1=0	S1MOD1=1	Error	S1MOD1=0	S1MOD1=1	Error	
1200	152	48	0.16%				
2400	204	152	0.16%				
4800	230	204	0.16%				
9600	243	230	0.16%	100		0.16%	
14400		239	2.12%	152	48	0.16%	
19200		243	0.16%	178	100	0.16%	
28800				204	152	0.16%	
38400				217	178	0.16%	
57600				230	204	0.16%	
115200				243	230	0.16%	
230.4K					243	0.16%	

### Table 19–10. S1BRG Generated Commonly Used Baud Rates @ Fsysclk=48.0MHz

# 19.3. Serial Port 1 Mode 4 (SPI Master)

The Serial Port 1 of **MGEQ1C064** is embedded Mode 4 to support SPI master engine. The Mode 4 is selected by SM31, SM01 and SM11. Table 19–11 shows the serial port mode definition in **MGEQ1C064**.


SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	variable
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	variable

Table 19–11. Serial Port 1 Mode Selection


S1M0X3 also controls the SPI transfer speed. If S1M0X3 = 1, the SPI clock frequency is SYSCLK/4. Otherwise, the SPI clock frequency is SYSCLK/12.

The SPI master in **MGEQ1C064** uses the TXD1 as SPICLK, RXD1 as MOSI, and S1MI as MISO. nSS is selected by MCU software on other port pin. Figure 19–2 shows the SPI connection. It also can support the configuration for multiple slaves communication in Figure 19–3.

Figure 19–2. Serial Port 1 Mode 4, Single Master and Single Slave configuration (n = 1)







The SPI master satisfies the transfer with the full function SPI module of Megawin MG82/84 series MCU with CPOL, CPHA and DORD selection. For CPOL and CPHA condition, **MGEQ1C064** uses an easy way by initialize SPI clock polarity to fit them. Table 18–13 shows the serial port Mode 4 mapping with the four SPI operating mode.

٠.								
	SPI Mode	CPOL	CPHA	Configuration in TXD1				
	0	0	0	Clear TXD1 output register to "0"				
	1 0 1			Clear TXD1 output register to "0"				
	2	1	0	Set TXD1 output register to "1"				
	3	1	1	Set TXD1 output register to "1"				

Table 19–12 SPI	mode mapping w	ith Serial Port I	Mode 4 configuration
	mode mapping w		Nouc + configuration

For bit order control (DORD) on SPI serial transfer, **MGEQ1C064** provides a control bit, S1DOR, to control the data bit order by software program. The default value of S1DOR is "1", LSB first.

Transmission is initiated by any instruction that uses S1BUF as a destination register. The "write to S1BUF" signal triggers the UART engine to start the transmission. The data in the S1BUF would be shifted into the RXD1 pin as MOSI serial data. The SPI shift clock is built on the TXD1 pin for SPICLK output. After eight raising edge of shift clocks passing, T11 would be asserted by hardware to indicate the end of transmission. And the contents on the S1MI pin would be sampled and shifted into shift register. Then, "read S1BUF" can get the SPI shift-in data. Figure 19–4 shows the transmission waveform in Mode 0. RI1 will not be asserted in Mode 4.

Figure 19–4. Serial Port 1 Mode 4 transmission waveform (n =1)

Write to SnBUF	
TXDn (SPICLK) -	Software set/clear TXDn output register to initial clock polarity
RXDn -	
(MOSI) -	X D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X
SnMI - (MISO) -	D0 X         D1 X         D2 X         D3 X         D4 X         D5 X         D6 X         D7 X
TIn _	
RIn _	


# 19.4. 8-Bit Timer Mode on S1BRG

If the UART1 is not necessary in application or pending by software, setting S1TME=1 in the MGEQ1C064 provides the pure timer operating mode on S1 Baud Rate Generator (S1BRG). This timer operates as an 8-bit auto-reload timer and provides the overflow flag which is set on the TI1 (S1CON.1). The RI1 (S1CON.0) serves the port change detector on RXD1 port pin. Both of TI1 and RI1 in this mode keep the interrupt capability on UART1 interrupt resource and have the individual interrupt enabled control (TB81 & REN1). RB81 selects the RI1 detection level on RXD1 port input. If RB81=0, RI1 will be set by REN1=1 and RXD1 pin falling edge detecting. Otherwise, RI1 will detect the rising edge on RXD1 port pin. In MCU power-down mode, the RI1 is forced to level-sensitive operation and has the capability to wake up CPU if UART1 interrupt is enabled.

This pure timer mode has a clock input option from Timer 1 overflow which is a cascaded counter to perform a 16-bit timer. When S1BRC overflows, it can be the clock source of UART0 or toggle the port pin output. "S1CKOE=1" enables the S1CKO output on port pin and masks the RI1 interrupt.

The configuration of 8-bit Timer mode on S1BRG is shown in Figure 19–5.


#### Figure 19–5. 8-bit Timer Mode Configuration for S1BRG (S1TME=1)



# 19.5. 16-Bit Timer Mode on S1BRG

The configuration of 16-bit Timer mode on S1BRG is shown in Figure 19–6.





# 19.6. S1BRT Programmable Clock Output

When S1BRC overflows, the overflow flag, S1TOF, provides the toggle source for S1CKO and peripheral clock. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, S1BRC. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the content of S1BRT is loaded into S1BRC for the consecutive counting. Figure 19–7 and Figure 19–8 show the block diagram for the Clock Output mode of S1 Baud Rate Generator. The following formula gives the clock-out frequency.

S1T Clock-out Frequency =	SYSCLK Frequency	; n=24, if S1TX12=0
STT Clock-out Frequency =	n x (256 – S1BRT)	; n=2, if S1TX12=1

Note:

(1) For SYSCLK=12MHz & S1TX12=0, S1BRG has a programmable output frequency range from 1.95KHz to 500KHz.

(2) For SYSCLK=12MHz & S1TX12=1, S1BRG has a programmable output frequency range from 23.43KHz to 6MHz.





Figure 19–8. S1BRG Clock Output (S1BRG for UART Mode)



### How to Program 8-bit S1BRG in Clock-out Mode

- Select S1CFG.S1TX12 bit and S1CON.SM21 bit to decide the S1BRG clock source.
- Determine the 8-bit reload value from the formula and enter it in the S1BRT and S1BRC registers.
- Set S1CKOE bit in S1CFG register.
- · Set S1TR to start the S1BRC timer.

# 19.7. S1 Baud Rate Generator for S0

In the Mode 1 and Mode 3 operation of the UART0, the software can select Timer 1 as the Baud Rate Generator by clearing bits TCLK and RCLK in T2CON register. At this time, if URTS bit (S0CFG.7) is set, then Timer 1 overflow signal will be replaced by the overflow signal of the UART1 Baud Rate Generator (S1BRG). In other words, the user can adopt S1BRG as the Baud Rate Generator for Mode 1 or Mode 3 of the UART0 as long as RCLK=0, TCLK=0 and URTS=1. In this condition, Timer 1 is free for other application. Of course, if UART1 (Mode 1 or Mode 3) is also operated at this time, these two UARTs will have the same baud rates.




Figure 19–9. Additional Baud Rate Source for the UART0

When S1BRG is used as the baud rate generator of S0, the baud rate is as follows.

Mode 1, 3 Baud Rate = 
$$\frac{2^{\text{SMOD1}} X 2^{(\text{SMOD2} X 2)}}{32} X \frac{F_{\text{SYSCLK}}}{12 \text{ x } (256 - \text{S1BRT})}; \text{S1TX12=0}$$
$$\text{or} = \frac{2^{\text{SMOD1}} X 2^{(\text{SMOD2} X 2)}}{32} X \frac{F_{\text{SYSCLK}}}{1 \text{ x } (256 - \text{S1BRT})}; \text{S1TX12=1}$$

Table 19–13. S1BRG Generated Commonly Used Baud Rates for S0 @ F_{SYSCLK}=11.0592MHz

	S1BRT, Reload Value of S1BRG									
Baud Rate	S1TX1	2=0 & SMOD2=	=0	S1TX12=1 & SMOD2=0						
	SMOD1=0 (PCON0.7)	SMOD1=1 (PCON0.7)	Error	SMOD1=0 (PCON0.7)	SMOD1=1 (PCON0.7)	Error				
1200	232	208	0.0%							
2400	244	232	0.0%	112		0.0%				
4800	250	244	0.0%	184	112	0.0%				
9600	253	250	0.0%	220	184	0.0%				
14400	254	252	0.0%	232	208	0.0%				
19200		253	0.0%	238	220	0.0%				
28800	255	254	0.0%	244	232	0.0%				
38400				247	238	0.0%				
57600		255	0.0%	250	244	0.0%				
115200				253	250	0.0%				
230400					253	0.0%				

# 19.8. Serial Port 1 Register

The following special function registers are related to the operation of the UART1:

### S1CON: Serial port 1 Control Register

SFR Page	= 1 and 2	2						
SFR Address	= 0x98		RESET = 0000-0000					
7	6	5	4	3	2	1	0	
SM01	SM11	SM21	REN1	TB81	RB81	TI1	RI1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7: SM01, Serial port 1 mode bit 0. Bit 6: SM11, Serial port 1 mode bit 1.

SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 1 mode bit 2.

0: Disable SM21 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM21=1, RI1 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a given or Broadcast address. In mode1, if SM21=1 then RI1 will not be set unless a valid stop Bit was received, and the received byte is a given or Broadcast address address. In Mode 0, SM21 should be 0. In S1BRG Pure Timer mode, to set SM21 to choose Timer 1 overflow as clock source to cascade Timer 1 and S1BRG to enlarge timer counter bit.

Bit 4: REN1, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB81, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB81, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM21 = 0, RB81 is the stop bit that was received. In Mode 0, RB81 is not used.

#### Bit 1: TI1. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI1. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM21).

#### S1BUF: Serial port 1 Buffer Register

SFR Page	= 1 and 2	2					
SFR Address	s = 0x99				RESET =	XXXX-XXXX	
7	6	5	4	3	2	1	0
S1BUF.7	S1BUF.6	S1BUF.5	S1BUF.4	S1BUF.3	S1BUF.2	S1BUF.1	S1BUF.
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

### S1BRT: Serial port 1 Baud Rate Timer Reload Register

SFR Page	= 1 and 2	2		0			
SFR Address	Address = 0x9A RESET = 0000-0000						
7	6	5	4	3	2	1	0
S1BRT.7	S1BRT.6	S1BRT.5	S1BRT.4	S1BRT.3	S1BRT.2	S1BRT.1	S1BRT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

#### S1BRC: Serial port 1 Baud Rate Counter Register

SFR Page	= 1 and 2	= 1 and 2								
SFR Addres	s = 0x9B		RESET = 0000-0000           4         3         2         1         0           2C.5         S1BBC 4         S1BBC 3         S1BBC 2         S1BBC 1         S1BBC 0							
7	6	5	4	3	2	1	0			
S1BRC.7	S1BRC.6	S1BRC.5	S1BRC.4	S1BRC.3	S1BRC.2	S1BRC.1	S1BRC.0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S1CFG.S1TME = 0, software writing S1BRT will store the data content to S1BRT and S1BRC concurrently.

#### S1CFG: Serial Port 1 Configuration Register

SFR Page = 1 and 2 SFR Address = 0x9C RESET = 0010-0000 7 3 2 5 4 0 6 1 S1TX12 S1TR S1CKOE SM31 S1M0X3 S1DOR S1MOD1 S1TME R/W R/W R/W R/W R/W R/W R/W R/W

Bit 7: SM31, Serial Port 1 Mode control bit 3.

SM31	SM01	SM11	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCL/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96
0	1	1	3	9-bit UART	Variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 6: S1M0X3, this bit control the baud rate in S1 mode 0, mode 2 and mode 4.

S1 in mode 0 and mode4:

0: Clear to select SYSCLK/12 as the baud rate for S1 Mode 0 and Mode 4.

1: Set to select SYSCLK/4 as the baud rate for S1 Mode 0 and Mode 4.

S1 in mode 2:

0: Clear to select UART1 baud rate as SYSCLK/32 or /64.

1: Set to select UART1 baud rate as SYSCLK/96 or /192.

Bit 5: S1DOR, Serial Port 1 data order control in all operating modes. If S1TME = 0:

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S1DOR is set to "1" by default.

If S1TME = 1:

0: Set the S1BRG to 16-bit reload timer/counter mode.

1: Set the S1BRG to 8-bit timer/counter mode.

Bit 4: S1TR, UART1 Baud Rate Generator control bit.

0: Clear to turn off the S1BRG.

1: Set to turn on S1BRG.

Bit 3: S1MOD1, UART1 double baud rate enable bit.

0: Disable the double baud rate function for UART1.

1: Enable the double baud rate function for UART1.

Bit 2: S1TX12, UART1 Baud Rate Generator clock source select

0: Clear to select SYSCLK/12 as the clock source for S1BRG.

1: Set to select SYSCLK as the clock source for S1BRG.

Bit 1: S1CKOE, Serial Port 1 BRG Clock Output Enable.

0: Disable the S1CKO output on the port pin.

1: Enable the S1CKO output on the port pin.

Bit 0: S1TME, Serial port 1 BRG Timer Mode Enabled.

- 0: Keep S1BRT to service Serial Port 1 (UART1).
- 1: Disable Serial Port 1 function and release the S1BRT as an 8-bit auto-reload timer. In this mode, there is an additional function for RXD1 port pin change detector.

#### AUXR9: Auxiliary Register 9

SFR Page	= 6 only						
SFR Addres	SFR Address = 0xA4 RESET = 0000-0000						
7	6	5	4	3	2	1	0
SIDPS1	SIDPS0	T1G0	T0G1	C0FDC1	COFDCO	S1PS1	S1PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1~0: S1PS1~0, Serial Port 1 pin Selection [1:0].

S1PS1~0	RXD1	TXD1
0 0	P1.2	P1.3
0 1	P7.1	P7.0
10	P2.0	P2.1
11	P3.4	P3.5

#### AUXR6: Auxiliary Register 6

SFR Page = 3 only

SFR Addres	s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	KBILPS0	KBILPS0	T3FCS	T2FCS	SnMIPS	S0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

SnMIPS	SOMI	S1MI	S2MI	S3MI
0	P6.2	P6.3	P7.0	P7.1
1	P5.7	P6.7	P6.6	P6.5

#### AUXR8: Auxiliary Register 8

SFR Page = 5 only ۸ م •

SFR Address	= 0xA4				RESET =	<b>11</b> 00-0000	
7	6	5	4	3	2	1	0
POE7	POE6	C0PPS2	0	0	S1COPS	T3PS1	T3PS0
R/W	R/W	R/W	W	W	R/W	R/W	R/W

Bit 2: S1COPS, S1BRG Clock Output (S1CKO) port pin Selection.

S1COPS	S1CKO
0	P4.6
1	P4.5

# 20. Serial Port 2 (UART2)

The **MGEQ1C064** is equipped with a third UART (hereafter, called UART2), which has **5** operation modes, Mode 0 ~ Mode 4, the same as the secondary UART (UART1) except the following differences:

(1) S1BRG shares the time base for baud rate generation of UART0. UART2 has no this function.(2) All UART1 SFRs are located at SFR page 1 & 2. But all UART2 SFRs are located at SFR page 3.

Other all UART2 functions can refer to UART1 function definition. And all UARTs in can operate simultaneously in identical or different modes and communication speeds.

# 20.1. Serial Port 2 Baud Rate Generator (S2BRG)


The **MGEQ1C064** has an embedded Baud Rate Generator to generate the UART clock for serial port 2 operation in mode 1 and mode 3. It is constructed by an 8-bit up-counter, S2BRC, and an 8-bit reload register, S2BRT. The overflow (S2TOF) of S2BRC is the time base of UART2 serial engine in mode 1 and mode 3 and triggers the S2BRT content reloaded into S2BRC for the consecutive counting.

If S2TR = 0, software writing S2BRT will modify S2BRC simultaneously. After S2TR enabled to start the S2BRC counting, it is no influence on S2BRC when S2BRT is writing. Modifying S2BRC is always independent with S2BRT content.

There is an addition clock output, S2CKO, from the S2BRC overflow rate by 2 (S2TOF/2). S2TOF also supplies the toggle source for other peripherals' clock input. Regardless S2 engine is running or pending, S2BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 2 Baud Rate Generator is shown in Figure 20–1.

#### Figure 20-1. S2BRG configuration (S2TME=0)



# 20.2. Serial Port 2 Baud Rate Setting

### 20.2.1. Baud Rate in Mode 0

 S2 Mode 0 Baud Rate equation: (n=2)

 Sn Mode 0 Baud Rate =
  $F_{SYSCLK}$  ; SnTX12=0

 or =
  $F_{SYSCLK}$  ; SnTX12=1

### 20.2.2. Baud Rate in Mode 2

S2 Mode 2 Baud Rate equation: (n=2) Sn Mode 2 Baud Rate =  $\frac{2^{SnMOD1}}{64}$  X F_{SYSCLK}; SnM0X3=0 or =  $\frac{2^{SnMOD1}}{192}$  X F_{SYSCLK}; SnM0X3=1

### Table 20–1. S2 Mode 2 Baud Rates @ Fsysclk=11.0592MHz

Baud Rate	S2M0X3	S2MOD1	Error
172800	0	0	0.0%
345600	0	1	0.0%
57600	1	0	0.0%
115200	1	1	0.0%

Table 20–2. S2 Mode 2 Baud Rates @ F_{SYSCLK}=12.00MHz

Baud Rate	S2M0X3	S2MOD1	Error
187500	0	0	0.0%
375000	0	1	0.0%
62500	1	0	0.0%
125000	1	1	0.0%

### 20.2.3. Baud Rate in Mode 1 & 3

S2 Mode 1, 3 Baud Rate equ	ation: (n=2)			
Sn Mode 1, 3 Baud Rate = -	2 ^{SnMOD1}	_ X .	F _{SYSCLK}	- ; SnTX12=0
Shimode 1, 3 Dadd Rate	32	- ^	12 x (256 - SnBRT)	, 311712-0
	2 ^{SnMOD1}	V	F _{SYSCLK}	
or = -	32	- X -	1 x (256 – SnBRT)	- ; SnTX12=1

# 20.3. Serial Port 2 Mode 4 (SPI Master)


The Serial Port 2 Mode 4 of **MGEQ1C064** is fully compatible to Serial Port 1. Please refer to Serial Port 1 description for detailed function.

# 20.4. 8-Bit Timer Mode on S2BRG

If the UART2 is not necessary in application or pending by software, setting S2TME=1 in the MGEQ1C064 provides the pure timer operating mode on S2 Baud Rate Generator (S2BRG). This timer operates as an 8-bit auto-reload timer and provides the overflow flag which is set on the TI2 (S2CON.1). The RI2 (S2CON.0) serves the port change detector on RXD2 port pin. Both of TI2 and RI2 in this mode keep the interrupt capability on UART2 interrupt resource and have the individual interrupt enabled control (TB82 & REN2). RB82 selects the RI2 detection level on RXD2 port input. If RB82=0, RI2 will be set by REN2=1 and RXD2 pin falling edge detecting. Otherwise, RI2 will detect the rising edge on RXD2 port pin. In MCU power-down mode, the RI2 is forced to level-sensitive operation and has the capability to wake up CPU if UART2 interrupt is enabled.

This pure timer mode has a clock input option from Timer 1 overflow which is a cascaded counter to perform a 16-bit timer. When S2BRC overflows, it can toggle the port pin output. "S2CKOE=1" enables the S2CKO output on port pin and masks the RI2 interrupt.

The configuration of 8-bit Timer mode on S2BRG is shown in Figure 20–2.




### Figure 20–2. 8-bit Timer Mode Configuration for S2BRG (S2TME=1)

# 20.5. 16-Bit Timer Mode on S2BRG

The configuration of 16-bit Timer mode on S2BRG is shown in Figure 20–3.

#### Figure 20–3. 16-bit Timer Mode Configuration for S2BRG (S2TME=1)



# 20.6. S2BRT Programmable Clock Output

When S2BRC overflows, the overflow flag, S2TOF, provides the toggle source for S2CKO and peripheral clock. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, S2BRC. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the content of S2BRT is loaded into S2BRC for the consecutive counting. Figure 20–4 and Figure 20–5 show the block diagram for the Clock Output mode of S2 Baud Rate Generator. The following formula gives the clock-out frequency.

S1T Clock-out Frequency =	SYSCLK Frequency	; n=24, if S1TX12=0
STT Clock-out Frequency = —	n x (256 – S1BRT)	; n=2, if S1TX12=1

#### Note:

(1) For SYSCLK=12MHz & S2TX12=0, S2BRG has a programmable output frequency range from 1.95KHz to 500KHz.

(2) For SYSCLK=12MHz & S2TX12=1, S2BRG has a programmable output frequency range from 23.43KHz to 6MHz.





Figure 20–4. S2BRG Clock Output (S2BRG in 8-bit Timer Mode)

#### Figure 20–5. S2BRG Clock Output (S2BRG for UART Mode)



#### How to Program 8-bit S2BRG in Clock-out Mode

- Select S2CFG.S2TX12 bit and S2CON.SM22 bit to decide the S2BRG clock source.
- Determine the 8-bit reload value from the formula and enter it in the S2BRT and S2BRC registers.
- Set S2CKOE bit in S2CFG register.
- · Set S2TR to start the S2BRC timer.

# 20.7. Serial Port 2 Register

The following special function registers are related to the operation of the UART2:

#### S2CON: Serial port 2 Control Register

SFR Page = 3 only

SFR Address = 0x98						RESET =	0000-0000	
	7	6	5	4	3	2	1	0
	SM02	SM12	SM22	REN2	TB82	RB82	TI2	RI2
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM02, Serial port 2 mode bit 0.

Bit 6: SM12, Serial port 2 mode bit 1.

SM32	SM02	SM12	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCLK/4
0	0	1	1	8-bit UART	variable
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96
0	1	1	3	9-bit UART	variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 5: Serial port 2 mode bit 2.

0: Disable SM22 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM22=1, RI1 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a given or Broadcast address. In mode1, if SM22=1 then RI1 will not be set unless a valid stop Bit was received, and the received byte is a given or Broadcast address address. In Mode 0, SM22 should be 0.

Bit 4: REN2, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB82, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB82, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM22 = 0, RB82 is the stop bit that was received. In Mode 0, RB82 is not used.

Bit 1: TI2. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI2. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM22).

#### S2BUF: Serial port 2 Buffer Register

SFR Page	= 3 only	-					
SFR Address = 0x99 RESET = XXXX-XXXX							,
7	6	5	4	3	2	1	0
S2BUF.7	S2BUF.6	S2BUF.5	S2BUF.4	S2BUF.3	S2BUF.2	S2BUF.1	S2BUF.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

#### S2BRT: Serial port 2 Baud Rate Timer Reload Register

SFR Page	= 3 only						
SFR Address = 0x9A RESET = 0000-0000							
7	6	5	4	3	2	1	0
S2BRT.7	S2BRT.6	S2BRT.5	S2BRT.4	S2BRT.3	S2BRT.2	S2BRT.1	S2BRT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

#### S2BRC: Serial port 2 Baud Rate Counter Register

SFR Page	= 3 only		•				
SFR Address	SFR Address = 0x9B RESET = 0000-0000						
7	6	5	4	3	2	1	0
S2BRC.7	S2BRC.6	S2BRC.5	S2BRC.4	S2BRC.3	S2BRC.2	S2BRC.1	S2BRC.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S2CFG.S2TME = 0, software writing S2BRT will store the data content to S2BRT and S2BRC concurrently.

#### S2CFG: Serial Port 2 Configuration Register

SFR Page SFR Address	= 3 only s = 0x9C	U	U		RESET =	0010-0000	
7	6	5	4	3	2	1	0
SM32	S2M0X3	S2DOR	S2TR	S2MOD1	S2TX12	S2CKOE	S2TME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM33, Serial Port 2 Mode control bit 3.

SM32	SM02	SM12	Mode	Description	Baud Rate
0	0	0	0	shift register	SYSCLK/12 or SYSCL/4
0	0	1	1	8-bit UART	Variable
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96
0	1	1	3	9-bit UART	Variable
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4
1	0	1	5	Reserved	Reserved
1	1	0	6	Reserved	Reserved
1	1	1	7	Reserved	Reserved

Bit 6: S2M0X3, this bit control the baud rate in S2 mode 0, mode 2 and mode 4.

S2 in mode 0 and mode4:

0: Clear to select SYSCLK/12 as the baud rate for S2 Mode 0 and Mode 4.

1: Set to select SYSCLK/4 as the baud rate for S2 Mode 0 and Mode 4.

S2 in mode 2:

0: Clear to select UART2 baud rate as SYSCLK/32 or /64.

1: Set to select UART2 baud rate as SYSCLK/96 or /192.

Bit 5: S2DOR, Serial Port 2 data order control in all operating modes.

If S2TME = 0:

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S2DOR is set to "1" by default.

If S2TME = 1:

0: Set the S2BRG to 16-bit reload timer/counter mode.

1: Set the S2BRG to 8-bit timer/counter mode.

Bit 4: S2TR, UART2 Baud Rate Generator control bit.

0: Clear to turn off the S2BRG.

1: Set to turn on S2BRG.

Bit 3: S2MOD1, UART2 double baud rate enable bit.

0: Disable the double baud rate function for UART2.

1: Enable the double baud rate function for UART2.

Bit 2: S2TX12, UART2 Baud Rate Generator clock source select

0: Clear to select SYSCLK/12 as the clock source for S2BRG.

1: Set to select SYSCLK as the clock source for S2BRG.

Bit 1: S2CKOE, Serial Port 2 BRG Clock Output Enable.

0: Disable the S2CKO output on the port pin.

1: Enable the S2CKO output on the port pin. (P6.4)

Bit 0: S2TME, Serial port 2 BRG Timer Mode Enabled.

0: Keep S2BRT to service Serial Port 2 (UART2).

1: Disable Serial Port 2 function and release the S2BRT as an 8-bit auto-reload timer. In this mode, there is an additional function for RXD2 port pin change detector.

#### AUXR13: Auxiliary Register 13

W	R/W	W	R/W	W	R/W	R/W	R/W
0	S3PS0	0	S2PS0	0	T4FCS	T4PS1	T4PS0
7	6	5	4	3	2	1	0
SFR Address = 0xA4 RESET = 0000-0000							
SFR Page	= A only						

Bit 4: S2PS0, Serial Port 2 pin Selection 0.

S2PS0	RXD2	TXD2
0	P3.2	P3.3
1	P6.7	P5.7

### AUXR6: Auxiliary Register 6

SFR Page SFR Address	= <b>3 only</b> s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	<b>KBILPS0</b>	KBILPS0	T3FCS	T2FCS	SnMIPS	SOCOPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

SnMIPS	SOMI	S1MI	S2MI	S3MI
0	P6.2	P6.3	P7.0	P7.1
1	P5.7	P6.7	P6.6	P6.5

# 21. Serial Port 3 (UART3)

The **MGEQ1C064** is equipped with a fourth UART (hereafter, called UART3), which has **5** operation modes, Mode 0 ~ Mode 4, the same as the secondary UART (UART1) except the following differences:

(1) S1BRG shares the time base for baud rate generation of UART0. UART3 has no this function.(2) All UART1 SFRs are located at SFR page 1 & 2. But All UART3 SFRs are located at SFR page 4.

Other all UART3 functions can refer to UART1 function definition. And all UARTs in can operate simultaneously in identical or different modes and communication speeds.

# 21.1. Serial Port 3 Baud Rate Generator (S3BRG)


The **MGEQ1C064** has an embedded Baud Rate Generator to generate the UART clock for serial port 3 operation in mode 1 and mode 3. It is constructed by an 8-bit up-counter, S3BRC, and an 8-bit reload register, S3BRT. The overflow (S3TOF) of S3BRC is the time base of UART3 serial engine in mode 1 and mode 3 and triggers the S3BRT content reloaded into S3BRC for the consecutive counting.

If S3TR = 0, software writing S3BRT will modify S3BRC simultaneously. After S3TR enabled to start the S3BRC counting, it is no influence on S3BRC when S3BRT is writing. Modifying S3BRC is always independent with S3BRT content.

There is an addition clock output, S3CKO, from the S3BRC overflow rate by 2 (S3TOF/2). S3TOF also supplies the toggle source for other peripherals' clock input. Regardless S3 engine is running or pending, S3BRG always serves the time base function for these peripherals.

The configuration of the Serial Port 3 Baud Rate Generator is shown in Figure 21–1.

#### Figure 21–1. S3BRG configuration (S3TME=0)



# 21.2. Serial Port 3 Baud Rate Setting

### 21.2.1. Baud Rate in Mode 0

S3 Mode 0 Baud Rate equation: (n=3)

Sn Mode 0 Baud Rate =	F _{SYSCLK}	- ; SnTX12=0	
	12	, 311/12-0	
or =	F _{SYSCLK}	- ; SnTX12=1	

### 21.2.2. Baud Rate in Mode 2

 $\begin{array}{|c|c|c|c|c|} S3 & \text{Mode 2 Baud Rate equation: (n=3)} \\ \hline Sn & \text{Mode 2 Baud Rate} = \displaystyle \frac{2^{SnMOD1}}{64} & X \ F_{SYSCLK} & ; \ SnM0X3=0 \\ & \text{or} = \displaystyle \frac{2^{SnMOD1}}{192} & X \ F_{SYSCLK} & ; \ SnM0X3=1 \end{array}$ 

Table 21-1. S3 Mode 2 Baud Rates @ Fsysclk=11.0592MHz

Baud Rate	S3M0X3	S3MOD1	Error
172800	0	0	0.0%
345600	0	1	0.0%
57600	1	0	0.0%
115200	1	1	0.0%

Table 21–2. S3 Mode 2 Baud Rates @ F_{SYSCLK}=12.00MHz

Baud Rate	S3M0X3	S3MOD1	Error
187500	0	0	0.0%
375000	0	1	0.0%
62500	1	0	0.0%
125000	1	1	0.0%

### 21.2.3. Baud Rate in Mode 1 & 3

S3 Mode 1, 3 Baud Rate equation: (n=3)

Sn Mode 1, 3 Baud Rate = 
$$\frac{2^{SnMOD1}}{32}$$
 X  $\frac{F_{SYSCLK}}{12 x (256 - SnBRT)}$ ; SnTX12=0  
or =  $\frac{2^{SnMOD1}}{32}$  X  $\frac{F_{SYSCLK}}{1 x (256 - SnBRT)}$ ; SnTX12=1

# 21.3. Serial Port 3 Mode 4 (SPI Master)

The Serial Port 3 Mode 4 of **MGEQ1C064** is fully compatible to Serial Port 1. Please refer to Serial Port 1 description for detailed function.


# 21.4. 8-Bit Timer Mode on S3BRG

If the UART3 is not necessary in application or pending by software, setting S3TME=1 in the **MGEQ1C064** provides the pure timer operating mode on S3 Baud Rate Generator (S3BRG). This timer operates as an 8-bit auto-reload timer and provides the overflow flag which is set on the TI3 (S3CON.1). The RI3 (S3CON.0) serves the port change detector on RXD3 port pin. Both of TI3 and RI3 in this mode keep the interrupt capability on UART3 interrupt resource and have the individual interrupt enabled control (TB83 & REN3). RB83 selects the RI3 detection level on RXD3 port input. If RB83=0, RI3 will be set by REN3=1 and RXD3 pin falling edge detecting. Otherwise, RI3 will detect the rising edge on RXD3 port pin. In MCU power-down mode, the RI3 is forced to level-sensitive operation and has the capability to wake up CPU if UART3 interrupt is enabled.

This pure timer mode has a clock input option from Timer 1 overflow which is a cascaded counter to perform a 16-bit timer. When S3BRC overflows, it can toggle the port pin output. "S3CKOE=1" enables the S3CKO output on port pin and masks the RI3 interrupt.

The configuration of 8-bit Timer mode on S3BRG is shown in Figure 21–2.


#### Figure 21–2. 8-bit Timer Mode Configuration for S3BRG (S3TME=1)



# 21.5. 16-Bit Timer Mode on S3BRG

The configuration of 16-bit Timer mode on S3BRG is shown in Figure 21–3.





21.6. S3BRT Programmable Clock Output

When S3BRC overflows, the overflow flag, S3TOF, provides the toggle source for S3CKO and peripheral clock. The input clock (SYSCLK/12 or SYSCLK) increases the 8-bit timer, S3BRC. The timer repeatedly counts to overflow from a loaded value. Once overflows occur, the content of S3BRT is loaded into S3BRC for the consecutive counting. Figure 21–4 and Figure 21–5 show the block diagram for the Clock Output mode of S3 Baud Rate Generator. The following formula gives the clock-out frequency.

S1T Clock-out Frequency =	SYSCLK Frequency	; n=24, if S1TX12=0
STT Clock-out requeitcy =	n x (256 – S1BRT)	; n=2, if S1TX12=1

#### Note:

(1) For SYSCLK=12MHz & S3TX12=0, S3BRG has a programmable output frequency range from 1.95KHz to 500KHz.

(2) For SYSCLK=12MHz & S3TX12=1, S3BRG has a programmable output frequency range from 23.43KHz to 6MHz.

#### Figure 21-4. S3BRG Clock Output (S3BRG in 8-bit Timer Mode)





Figure 21–5. S3BRG Clock Output (S3BRG for UART Mode)



#### How to Program 8-bit S3BRG in Clock-out Mode

- · Select S3CFG.S3TX12 bit and S3CON.SM23 bit to decide the S3BRG clock source.
- Determine the 8-bit reload value from the formula and enter it in the S3BRT and S3BRC registers.
- · Set S3CKOE bit in S3CFG register.
- · Set S3TR to start the S3BRC timer.

# 21.7. Serial Port 3 Register

The following special function registers are related to the operation of the UART3:

#### S3CON: Serial port 3 Control Register

SFR Page	= 4 only	-					
SFR Address = 0x98 RESET = 0000-0000							
7	6	5	4	3	2	1	0
SM03	SM13	SM23	REN3	TB83	RB83	TI3	RI3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM03, Serial port 3 mode bit 0. Bit 6: SM13, Serial port 3 mode bit 1

Bit 6: SM13, Serial port 3 mode bit 1.

SM33	SM03	SM13	Mode	Description	Baud Rate	
0	0	0	0	shift register SYSCLK/12 or SYSCLK/		
0	0	1	1	8-bit UART	variable	
0	1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96	
0	1	1	3	9-bit UART	variable	
1	0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4	
1	0	1	5	Reserved	Reserved	
1	1	0	6	Reserved	Reserved	
1	1	1	7	Reserved	Reserved	

#### Bit 5: Serial port 3 mode bit 3.

0: Disable SM23 function.

1: Enable the automatic address recognition feature in Modes 2 and 3. If SM23=1, RI1 will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a given or Broadcast address. In mode1, if SM23=1 then RI1 will not be set unless a valid stop Bit was received, and the received byte is a given or Broadcast address address. In Mode 0, SM23 should be 0.

Bit 4: REN3, Enable serial reception.

0: Clear by software to disable reception.

1: Set by software to enable reception.

Bit 3: TB83, The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

Bit 2: RB83, In Modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM23 = 0, RB83 is the stop bit that was received. In Mode 0, RB83 is not used.

Bit 1: TI3. Transmit interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission.

Bit 0: RI3. Receive interrupt flag.

0: Must be cleared by software.

1: Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM23).

#### S3BUF: Serial port 3 Buffer Register

	SFR Page	= 4 only						
SFR Address = 0x99 RESET = XXXX-XXXX								/ •
	7	6	5	4	3	2	1	0
	S3BUF.7	S3BUF.6	S3BUF.5	S3BUF.4	S3BUF.3	S3BUF.2	S3BUF.1	S3BUF.0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the buffer register in transmission and reception.

C.0

#### S3BRT: Serial port 3 Baud Rate Timer Reload Register

SFR Page	= 4 only						
SFR Address = 0x9A RESET = 0000-0000							
7	6	5	4	3	2	1	0
S3BRT.7	S3BRT.6	S3BRT.5	S3BRT.4	S3BRT.3	S3BRT.2	S3BRT.1	S3BRT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1.

#### S3BRC: Serial port 3 Baud Rate Counter Register

SFR Page	= 4 only						
SFR Address	s = 0x9B				RESET =	0000-0000	
7	6	5	4	3	2	1	0
S3BRC.7	S3BRC.6	S3BRC.5	S3BRC.4	S3BRC.3	S3BRC.2	S3BRC.1	S3BRC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: It is used as the reload value register for baud rate timer generator that works in a similar manner as Timer 1. This register can be always read/written by software. If S3CFG.S3TME = 0, software writing S3BRT will store the data content to S3BRT and S3BRC concurrently.

#### S3CFG: Serial Port 3 Configuration Register

SFR Page	= 4 only						
SFR Address = <b>0x9C</b> RESET = 0010-0000							
7	6	5	4	3	2	1	0
SM33	S3M0X3	S3DOR	S3TR	S3MOD1	S3TX12	S3CKOE	S3TME
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SM33, Serial Port 2 Mode control bit 3.

SM3	3	SM03	SM13	Mode	Description	Baud Rate	
0		0	0	0	shift register SYSCLK/12 or SYSCL		
0		0	1	1	8-bit UART	Variable	
0		1	0	2	9-bit UART	SYSCLK/64, /32 or /192, /96	
0		1	1	3	9-bit UART	Variable	
1		0	0	4	SPI Master	SYSCLK/12 or SYSCLK/4	
1		0	1	5	Reserved	Reserved	
1		1	0	6	Reserved	Reserved	
1		1	1	7	Reserved	Reserved	

Bit 6: S3M0X3, this bit control the baud rate in S3 mode 0, mode 2 and mode 4.

S3 in mode 0 and mode4:

0: Clear to select SYSCLK/12 as the baud rate for S3 Mode 0 and Mode 4.

1: Set to select SYSCLK/4 as the baud rate for S3 Mode 0 and Mode 4.

S3 in mode 2:

0: Clear to select UART3 baud rate as SYSCLK/32 or /64.

1: Set to select UART3 baud rate as SYSCLK/96 or /192.

Bit 5: S3DOR, Serial Port 3 data order control in all operating modes. If S3TME = 0:

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first. S3DOR is set to "1" by default.

If S3TME = 1:

- 0: Set the S3BRG to 16-bit reload timer/counter mode.
- 1: Set the S3BRG to 8-bit timer/counter mode.

Bit 4: S3TR, UART3 Baud Rate Generator control bit.

0: Clear to turn off the S3BRG.

1: Set to turn on S3BRG.

- Bit 3: S3MOD1, UART3 double baud rate enable bit.
- 0: Disable the double baud rate function for UART3.
- 1: Enable the double baud rate function for UART3.

Bit 2: S3TX12, UART3 Baud Rate Generator clock source select

0: Clear to select SYSCLK/12 as the clock source for S3BRG.

1: Set to select SYSCLK as the clock source for S3BRG.

Bit 1: S3CKOE, Serial Port 3 BRG Clock Output Enable.

- 0: Disable the S3CKO output on the port pin.
- 1: Enable the S3CKO output on the port pin. (P7.2)

Bit 0: S3TME, Serial port 32 BRG Timer Mode Enabled.

- 0: Keep S3BRT to service Serial Port 3 (UART3).
- 1: Disable Serial Port 3 function and release the S3BRT as an 8-bit auto-reload timer. In this mode, there is an additional function for RXD3 port pin change detector.

#### AUXR13: Auxiliary Register 13

SFR Page	= A only								
SFR Address = 0xA4 RESET = 0000-0000									
7	6	5	4	3	2	1	0		
0	S3PS0	0	S2PS0	0	T4FCS	T4PS1	T4PS0		
W	R/W	W	R/W	W	R/W	R/W	R/W		

Bit 6: S3PS0, Serial Port 3 pin Selection 0.

S3PS0	RXD3	TXD3		
0	P3.6	P3.7		
1	P6.5	P6.6		

# AUXR6: Auxiliary Register 6


SFR Page SFR Addres	= <b>3 only</b> s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	KBILPS0	<b>KBILPS0</b>	T3FCS	T2FCS	SnMIPS	SOCOPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

Í	SnMIPS	SOMI	S1MI	S2MI	S3MI
	0	P6.2	P6.3	P7.0	P7.1
	1	P5.7	P6.7	P6.6	P6.5

# 22. Serial Peripheral Interface (SPI)

The **MGEQ1C064** provides a high-speed serial communication interface, the SPI interface. SPI is a full-duplex, highspeed and synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 24 Mbps can be supported in Master or 12MHz in Slave mode under a 48MHz system clock. It has a Transfer Completion Flag (SPIF), Write Collision Flag (WCOL) and Mode Fault flag (MODF) in the SPI status register (SPSTAT). And a specially designed Transmit Holding Register (THR) improves the transmit performance compared to the conventional SPI and THRF flag indicates the THR is full or empty. SPIBSY read-only flag reports the Busy state in SPI engine.



The SPI interface has four pins: MISO, MOSI, SPICLK and nSS:

• SPICLK, MOSI and MISO are typically tied together between two or more SPI devices. Data flows from master to slave on the MOSI pin (Master Out / Slave In) and flows from slave to master on the MISO pin (Master In / Slave Out). The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0, these pins function as normal I/O pins.

• nSS (/SS) is the optional slave select pin. In a typical configuration, an SPI master asserts one of its port pins to select one SPI device as the current slave. An SPI slave device uses its nSS pin to determine whether it is selected. The nSS is ignored if any of the following conditions are true:

- If the SPI system is disabled, i.e. SPEN (SPCTL.6) = 0 (reset value).
- If the SPI is configured as a master, i.e., MSTR (SPCTL.4) = 1, and nSS GPIO is configured as an output.
- If the nSS pin is ignored, i.e. SSIG (SPCTL.7) bit = 1, this pin is configured for port functions.

Note: See the AUXR10 in Section "4.3 Alternate Function Redirection", for its alternate pin-out option.

Note that even if the SPI is configured as a master (MSTR=1), it can still be **converted** to slave mode by the logic low of nSS pin input (if SSIG=0). Should this happen, the SPIF bit (SPSTAT.7) will be set **and SPEN will be cleared**. (See Section "22.2.3 Mode Change on nSS-pin")

# 22.1. Typical SPI Configurations

### 22.1.1. Single Master & Single Slave

For the master: any port pin, including nSS GPIO, can be used to drive the nSS pin of the slave. For the slave: SSIG is '0', and nSS pin is used to determine whether it is selected.





Figure 22–2. SPI single master & single slave configuration

### 22.1.2. Dual Device, where either can be a Master or a Slave

Two devices are connected to each other and either device can be a master or a slave. When no SPI operation is occurring, both can be configured as masters with MSTR=1, SSIG=0 and nSS port pin configured in quasibidirectional mode or in open-drain mode with pull-up resistor. When any device initiates a transfer, it can configure nSS port pin as an output and drive it low to force a "mode change to slave" in the other device. (See Section "22.2.3 Mode Change on nSS-pin")


Figure 22–3. SPI dual device configuration, where either can be a master or a slave



### 22.1.3. Single Master & Multiple Slaves

For the master: any port pin, including nSS GPIO, can be used to drive the nSS pins of the slaves. For all the slaves: SSIG is '0', and nSS pin are used to determine whether it is selected.

Figure 22–4. SPI single master multiple slaves configuration



# 22.2. Configuring the SPI

Table 22–1 shows configuration for the master/slave modes as well as usages and directions for the modes.

SPEN	SSIG	nSS -pin	MSTR (SPCON.4)	Mode	MISO -pin	MOSI -pin	SPICLK -pin	Remarks
0	х	х	х	SPI disabled	input	input	input	SPI assigned port pint are used as general port pins.
1	0	0	0	Salve (selected)	output	input	input	Selected as slave.
1	0	1	0	Slave (not selected)	Hi-Z	input	input	Not selected.
1	0	0	1 <b>→</b> 0	Slave (by mode change)	output	input	input	Mode change to slave if nSS pin is driven low, then MSTR will be cleared to '0' by H/W automatically, and SPEN is cleared, MODF is set.
1	0	1	1	Master (idle)	input	Hi-Z	Hi-Z	MOSI and SPICLK are at high impedance to avoid bus contention when the Master is idle.
				Master (active)		output	output	MOSI and SPICLK are push-pull when the Master is active.
1	1	Х	0	Slave	output	input	input	
1	1	Х	1	Master	input	output	output	

Table 22–1. SPI Master and Slave Selection

"X" means "don't care".

### 22.2.1. Additional Considerations for a Slave

When CPHA is 0, SSIG must be 0 and nSS pin must be negated and reasserted between each successive serial byte transfer. Note the SPDAT register cannot be written while nSS pin is active (low), and the operation is undefined if CPHA is 0 and SSIG is 1.

When CPHA is 1, SSIG may be 0 or 1. If SSIG=0, the nSS pin may remain active low between successive transfers (can be tied low at all times). This format is sometimes preferred for use in systems having a single fixed master and a single slave configuration.

### 22.2.2. Additional Considerations for a Master

In SPI, transfers are always initiated by the master. If the SPI is enabled (SPEN=1) and selected as master, writing to the SPI data register (SPDAT) by the master starts the SPI clock generator and data transfer. The data will start to appear on MOSI about one half SPI bit-time to one SPI bit-time after data is written to SPDAT.

Before starting the transfer, the master may select a slave by driving the nSS pin of the corresponding device low. Data written to the SPDAT register of the master is shifted out of MOSI pin of the master to the MOSI pin of the slave. And, at the same time the data in SPDAT register of the selected slave is shifted out on MISO pin to the MISO pin of the master.

After shifting one byte, the SPI clock generator stops, setting the transfer completion flag (SPIF) and an interrupt will be created if the SPI interrupt is enabled. The two shift registers in the master CPU and slave CPU can be considered as one distributed 16-bit circular shift register. When data is shifted from the master to the slave, data is also shifted in the opposite direction simultaneously. This means that during one shift cycle, data in the master and the slave are interchanged.

### 22.2.3. Mode Change on nSS-pin

If SPEN=1, SSIG=0, MSTR=1 and nSS pin=1, the SPI is enabled in master mode. In this case, another master can drive this pin low to select this device as an SPI slave and start sending data to it. To avoid bus contention, the SPI becomes a slave. As a result of the SPI becoming a slave, the MOSI and SPICLK pins are forced to be an input and MISO becomes an output. The SPIF flag in SPSTAT is set, and if the SPI interrupt is enabled, an SPI interrupt will occur. User software should always check the MSTR bit. If this bit is cleared by a slave select and the user wants to continue to use the SPI as a master, the user must set the MSTR bit again, otherwise it will stay in slave mode.

### 22.2.4. Transmit Holding Register Full Flag

To speed up the SPI transmit performance, a specially designed Transmit Holding Register (THR) improves the latency time between byte to byte transmitting in CPU data moving. And a set THR-Full flag, THRF (SPSTAT.5), indicates the data in THR is valid and waiting for transmitting. If THR is empty (THRF=0), software writes one byte data to SPDAT will store the data in THR and set the THRF flag. If Output Shift Register (OSR) is empty, hardware will move THR data into OSR immediately and clear the THRF flag. In SPI mater mode, valid data in OSR triggers a SPI transmit. In SPI slave mode, valid data in OSR is waiting for another SPI master to shift out the data. If THR is full (THRF=1), software writes one byte data to SPDAT will set a write collision flag, WCOL (SPSTAT.6).

### 22.2.5. Write Collision

The SPI in **MGEQ1C064** is double buffered data both in the transmit direction and in the receive direction. New data for transmission cannot be written to the THR until the THR is empty. The read-only flag, THRF, indicates the THR is full or empty. The WCOL (SPSTAT.6) bit is set to indicate data collision when the data register is written during set THRF. In this case, the SPDAT writing operation is ignored.

While write collision is detected for a master or a slave, it is uncommon for a master because the master has full control of the transfer in progress. The slave, however, has no control over when the master will initiate a transfer and therefore collision can occur.

WCOL can be cleared in software by writing '1' to the bit.

### 22.2.6. SPI Clock Rate Select

The SPI clock rate selection (in master mode) uses the SPR1 and SPR0 bits in the SPCON register and SPR2 in the SPSTAT register, as shown in Table 22–2.

-					
SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=48MHz
0	0	0	SYSCLK/4	3 MHz	12 MHz
0	0	1	SYSCLK/8	1.5 MHz	6 MHz
0	1	0	SYSCLK/16	750 KHz	3 MHz
0	1	1	SYSCLK/32	375 KHz	1.5 MHz
1	0	0	SYSCLK/64	187.5 KHz	750 KHz
1	0	1	SYSCLK/2	6 MHz	24 MHz
1	1	0	S0TOF/6	Variable	Variable
1	1	1	T0OF/6	Variable	Variable

Table 22–2. SPI Serial Clock Rates

Note:

^{1.} SYSCLK is the system clock.

^{2.} SOTOF is UARTO Baud-Rate Generator Overflow.


^{3.} TOOF is Timer 0 Overflow.

### 22.3. Data Mode

Clock Phase Bit (CPHA) allows the user to set the edges for sampling and changing data. The Clock Polarity bit, CPOL, allows the user to set the clock polarity. The following figures show the different settings of Clock Phase Bit, CPHA.

SPI Mode	CPOL	CPHA	Leading Edge	Trailing Edge
0	0	0	Sample (Rising)	Setup (Falling)
1	0	1	Setup (Rising)	Sample (Falling)
2	1	0	Sample (Falling)	Setup (Rising)
3	1	1	Setup (Falling)	Sample (Rising)

Figure 22–5. SPI Slave Transfer Format with CPHA=0



### Figure 22–6. Slave Transfer Format with CPHA=1





Figure 22–7. SPI Master Transfer Format with CPHA=0 data sampled SPICLK (CPOL=0) SPICLK (CPOL=1) MOSI Master Output DORD=0 MSB 6 5 4 3 2 1 LSB DORD=1 LSB 6 MSB 1 2 3 4 5 MISO Master Input i. nSS (if SSIG=0) _ _ _ J  $\square$   $_$   $_$   $_$  .

### Figure 22-8. SPI Master Transfer Format with CPHA=1



# 22.4. Daisy-Chain Connection

If SPI0 is defined in slave mode, it can be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line (nSS) from the master device.




Figure 22–9. SPI slave in Daisy-Chain configuration

# 22.4.1. Configuring the Daisy-Chain

### How to Configure SPI Slave in Daisy-Chain

- Configure SPCON to define the data mode and select SPI0 in slave mode.
- Set SPI0M0 (AUXR7.4) to enable SPI0 in Daisy-Chain mode.
- Service SPIF to get daisy-chain communication.

# 22.5. QPI Mode Connection

The SPI module in **MGEQ1C064** provides the quad lines data transfer mode to support QPI protocol. In this QPI mode, all SPI operating functions: master/slave, mode 0/1/2/3, MSB/LSB configuration and nSS control, are valid by software programming. But the quad data lines only perform the bi-directional, half-duplex transfer. The four data lines are defined as SPID0(MOSI), SPID1(MISO), SPID2 and SPID3.




Figure 22–10. QPI single master & single slave configuration

### 22.5.1. Configuring the QPI Mode

### How to Configure QPI Mode

- Configure SPCON to select SPI0 operation mode.
- Define {SPR2, SPR1, SPR0} to select SPICLK speed if SPI0 in QPI master mode.
- Set QPIEN (SPSTAT.1) to enable QPI mode
- Program QDOE (SPSTAT.0) to control QPI data bus input or output.
- Write SPDAT to trigger SPI0 operation in QPI mode.

# 22.6. SPI Register

The following special function registers are related to the SPI operation:

#### SPCON: SPI Control Register

SFR Page	= 0~F
	005

SFR Addres	s = 0x85				RESET =	0000-0100	
7	6	5	4	3	2	1	0
SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SSIG, nSS is ignored.

0: The nSS pin decides whether the device is a master or slave.

1: MSTR decides whether the device is a master or slave.

Bit 6: SPEN, SPI enable.

0: The SPI interface is disabled and all SPI pins will be general-purpose I/O ports.

1: The SPI is enabled.

Bit 5: DORD, SPI data order.

0: The MSB of the data byte is transmitted first.

1: The LSB of the data byte is transmitted first.

Bit 4: MSTR, Master/Slave mode select

0: Selects slave SPI mode.

1: Selects master SPI mode.

Bit 3: CPOL, SPI clock polarity selects

0: SPICLK is low when Idle. The leading edge of SPICLK is the rising edge and the trailing edge is the falling edge.

1: SPICLK is high when Idle. The leading edge of SPICLK is the falling edge and the trailing edge is the rising edge.

Bit 2: CPHA, SPI clock phase selects

0: Data is driven when nSS pin is low (SSIG=0) and changes on the trailing edge of SPICLK. Data is sampled on the leading edge of SPICLK.

1: Data is driven on the leading edge of SPICLK, and is sampled on the trailing edge.

(Note: If SSIG=1, CPHA must not be 1, otherwise the operation is not defined.)

Bit 1~0: SPR1-SPR0, SPI clock rate select 0 & 7	(associated with SPR2, when in master mode)
-------------------------------------------------	---------------------------------------------

SPR2	SPR1	SPR0	SPI Clock Selection	SPI Clock Rate @ SYSCLK=12MHz	SPI Clock Rate @ SYSCLK=48MHz
0	0	0	SYSCLK/4	3 MHz	12 MHz
0	0	1	SYSCLK/8	1.5 MHz	6 MHz
0	1	0	SYSCLK/16	750 KHz	3 MHz
0	1	1	SYSCLK/32	375 KHz	1.5 MHz
1	0	0	SYSCLK/64	187.5 KHz	750 KHz
1	0	1	SYSCLK/2	6 MHz	24 MHz
1	1	0	S0TOF/6	Variable	Variable
1	1	1	T0OF/6	Variable	Variable

Note:

1. SYSCLK is the system clock.

2. SOTOF is UARTO Baud-Rate Generator Overflow.

3. TOOF is Timer 0 Overflow.

Note: Software must write "0" on SPR1~SPR0 when QPIEN is enabled.

#### SPSTAT: SPI Status Register

R/W	R/W	R	R	R/W	w	R/W	R/W
SPIF	WCOL	THRF	SPIBSY	MODF	0	QPIEN	SPR2 /QDOE
7	6	5	4	3	2	1	0
SFR Address	s = 0x84				RESET =	0000-XXX0	
SFR Page	= 0~F						

Bit 7: SPIF, SPI transfer completion flag

#### 0: The SPIF is cleared in software by writing "1" to this bit.

1: When a serial transfer finishes, the SPIF bit is set and an interrupt is generated if SPI interrupt is enabled. If nSS pin is driven low when SPI is in master mode with SSIG=0, SPIF will also be set to signal the "mode change".

Bit 6: WCOL, SPI write collision flag.

#### 0: The WCOL flag is cleared in software by writing "1" to this bit.

1: The WCOL bit is set if the SPI data register, SPDAT, is written during a data transfer (see Section "22.2.5 Write Collision").

Bit 5: THRF, Transmit Holding Register (THR) Full flag. Read only.

- 0: Means the THR is "empty". This bit is cleared by hardware when the THR is empty. That means the data in THR is loaded (by H/W) into the Output Shift Register to be transmitted, and now the user can write the next data byte to SPDAT for next transmission.
- 1: Means the THR is "full". This bit is set by hardware just when SPDAT is written by software.

Bit 4, SPIBSY, SPI Busy flag. Read only.

- 0: It indicates SPI engine is idle and all shift registers are empty.
- 1: It is set to logic 1 when a SPI transfer is in progress (Master or slave Mode).
- Bit 3: Mode Fault Flag. This bit is set to logic 1 by hardware when a master mode collision is detected (nSS is low, MSTEN = 1, and SSIG = 0). If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software writing "1".
- Bit 2: Reserved. Software must write "0" on this bit when SPSTAT is written.

Bit 1: QPIEN, QPI mode Enable. 0: Disable QPI mode. 1: Enable QPI mode.

If QPIEN=0,

Bit 0: SPR2, SPI clock rate select 2 (associated with SPR1 and SPR0). If QPIEN=1,

Bit 0: QDOE, QPI Data Output Enable.

0: Disable QPI data output.

1: Enable QPI data output.

QPIEN	PSTAT.2	SPCON.1	SPCON.0	CPU Control Function
0	SPR2	SPR1	SPR0	SPI Clock Selection
1	QDOE	0	0	QPI/OPI control

#### SPDAT: SPI Data Register

7 6 5 4 3	2 1	0
	-	-
SFR Address = 0x86 RES	SET = 0000-0000	

SPDAT has two physical buffers for writing to and reading from during transmit and receive, respectively.

### AUXR7: Auxiliary Register 7

SFR Page	= 4 only						
SFR Address	= 0xA4	RESET = 1100-0000					
7	6	5	4	3	2	1	0
POE5	POE4	COCKOE	SPI0M0	BM10E1	BM1OE0	BM0OE1	BM0OE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4: SPI0M0, SPI0 model control bit 0. It controls the SPI application with daisy-chain connection. 0: Disable the mode control.

1: Enable the mode control.

#### AUXR10: Auxiliary Register 10

SF	R Page	= 7 only						
SFR Address = 0xA4 RESET = 1100					1100-0000			
	7	6	5	4	3	2	1	0
/	AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~4: SPIPS1~0, SPI Port pin Selection [1:0].

Pin Options	SPIPS1~0	nSS	MOSI (SPID0)	MISO (SPID1)	SPICLK	SPID2	SPID3
0	00	P1.4	P1.5	P1.6	P1.7	P5.3	P5.4
1	0 1	P4.3	P4.2	P4.1	P4.0	P3.6	P3.7
2	10	P4.0	P4.1	P4.2	P4.3	P6.5	P5.7
3	11	P4.3	P4.1	P4.2	P4.0	P6.5	P5.7

Bit 2: SPFACE, SPIF Auto-Cleared Enable.

0: Disable, SPIF is only cleared by CPU software.


1: Enable. SPIF is also cleared by CPU read/write SPDAT operation.

# 23. Two Wire serial Interface (TWI0/I2C0 & TWI1/I2C1)


The Two-Wire serial Interface is a two-wire, bi-directional serial bus. It is ideally suited for typical microcontroller applications. There are two TWI/I2C embedded in the **MGEQ1C064**, TWI0/I2C0 and TWI1/I2C1. Both of them support the multiple slave address recognition.


The TWI/I2C protocol allows the systems designer to interconnect up to 128 different devices using only two bidirectional bus lines, one for clock (TWI0_SCL) and one for data (TWI0_SDA). The TWI bus provides control of TWI0_SDA (serial data), TWI0_SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. The only external hardware needed to implement this bus is a single pull-up resistor for each of the TWI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI/I2C protocol.





The TWI/I2C bus may operate as a master and/or slave, and may function on a bus with multiple masters. The CPU interfaces to the TWI/I2C through the following four special function registers: SICON configures the TWI/I2C bus; SISTA reports the status code of the TWI/I2C bus; and SIDAT is the data register, used for both transmitting and receiving TWI/I2C data. SIADR and SIA2 are the slave address registers. And, the TWI/I2C hardware interfaces to the serial bus via two lines: SDA (serial data line) and SCL (serial clock line).





## 23.1. Operating Modes

There are four operating modes for the TWI/I2C: 1) Master/Transmitter mode, 2) Master/Receiver mode, 3) Slave/Transmitter mode and 4) Slave/Receiver mode. Bits STA, STO and AA in SICON decide the next action which the TWI hardware will take after SI is cleared by software. When the next action is completed, a new status code in SISTA will be updated and SI will be set by hardware in the same time. Now, the interrupt service routine is entered (if the TWI/I2C interrupt is enabled), and the new status code can be used to determine which appropriate routine the software is to branch to.

#### 23.1.1. Master Transmitter Mode

In the master transmitter mode, a number of data bytes are transmitted to a slave receiver. Before the master transmitter mode can be entered, SICON must be initialized as follows:

7	6	5	4	3	2	1	0
CR2	ENSI	STA	STO	SI	AA	CR1	CR0
Bit rate	1	0	0	0	х	Bit r	ate

CR0, CR1, and CR2 define the serial bit rate. ENSI must be set to logic 1 to enable TWI/I2C. If the AA bit is reset, TWI/I2C will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, TWI/I2C cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by software setting the STA bit. The TWI/I2C logic will now test the serial bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (SISTA) will be 08H. This status code must be used to vector to an interrupt service routine that loads SIDAT with the slave address and the data direction bit (SLA+W). The SI bit in SICON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated START condition (state 10H), TWI/I2C may switch to the master receiver mode by loading SIDAT with SLA+R.

#### 23.1.2. Master Receiver Mode

In the master receiver mode, a number of data bytes are received from a slave transmitter. SICON must be initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load SIDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in SICON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in SISTA are possible. They are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA=1). The appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. After a repeated start condition (state 10H), TWI/I2C may switch to the master transmitter mode by loading SIDAT with SLA+W.

#### 23.1.3. Slave Transmitter Mode

In the slave transmitter mode, a number of data bytes are transmitted to a master receiver. To initiate the slave transmitter mode, SIADR and SICON must be loaded as follows:

S	IADR							
	7	6	5	4	3	2	1	0
	Х	Х	Х	Х	Х	Х	Х	GC
	<>							

The upper 7 bits are the address to which TWI/I2C will respond when addressed by a master. If the LSB (GC) is set, TWI/I2C will respond to the general call address (00H); otherwise it ignores the general call address.

#### SICON

Ī	7	6	5	4	3	2	1	0
Ī	CR2	ENSI	STA	STO	SI	AA	CR1	CR0
	Х	1	0	0	0	1	Х	Х

CR0, CR1, and CR2 do not affect TWI/I2C in the slave mode. ENSI must be set to "1" to enable TWI/I2C. The AA bit must be set to enable TWI/I2C to acknowledge its own slave address or the general call address. STA, STO, and SI must be cleared to "0".

When SIADR and SICON have been initialized, TWI/I2C waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for TWI/I2C to operate in the slave transmitter mode. After its own slave address and the "R" bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave transmitter mode may also be entered if arbitration is lost while TWI/I2C is in the master mode (see state B0H).

If the AA bit is reset during a transfer, TWI/I2C will transmit the last byte of the transfer and enter state C0H or C8H. TWI/I2C is switched to the not-addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, TWI/I2C does not respond to its own slave address or a general call address. However, the serial bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate TWI/I2C from the bus.

#### 23.1.4. Slave Receiver Mode

In the slave receiver mode, a number of data bytes are received from a master transmitter. Data transfer is initialized as in the slave transmitter mode.

When SIADR and SICON have been initialized, TWI/I2C waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for TWI/I2C to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from SISTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in the following operating flow chart. The slave receiver mode may also be entered if arbitration is lost while TWI/I2C is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, TWI/I2C will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, TWI/I2C does not respond to its own slave address or a general call address. However, the serial bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate from the bus.

### 23.1.5. Multiple slave address recognition

SIADR defines the primary slave address in **MGEQ1C064** TWI/I2C. **MGEQ1C064** also provide the secondary slave address with mask function that is implemented on SIA2 and SIA2M. A 1 in bit positions of the slave address mask SIA2M[7:1] enable a comparison between the received slave address and the secondary hardware's slave address SIA2[7:1] for those bits. A 0 in a bit of the slave address mask means that bit will be treated as a "don't care" for comparison purposes. In this case, either a 1 or a 0 value are acceptable on the incoming slave address.




Figure 23-3. Multiple slave address recognition

## 23.2. Miscellaneous States

There are two SISTA codes that do not correspond to a defined TWI/I2C hardware state, as described below.

#### S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when TWI/I2C is not involved in a serial transfer.

#### S1STA = 00H:


This status code indicates that a bus error has occurred during a TWI/I2C serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal TWI/I2C signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared by software. This causes TWI/I2C to enter the "not-addressed" slave mode (a defined state) and to clear the STO flag (no other bits in SICON are affected). The TWI0_SDA and TWI0_SCL lines are released (a STOP condition is not transmitted).

### 23.3. Using the TWI/I2C


The TWI/I2C is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI/I2C is interrupt-based, the application software is free to carry on other operations during a TWI/I2C byte transfer. Note that the TWI0/I2C0 interrupt enable bit ETWI/I2C0 bit (EIE1.6) together with the EA bit allow the application to decide whether or not assertion of the SI Flag should generate an interrupt request. When the SI flag is asserted, the TWI/I2C has finished an operation and awaits application response. In this case, the status register SISTA contains a status code indicating the current state of the TWI/I2C bus. The application software can then decide how the TWI/I2C should behave in the next TWI/I2C bus operation by properly programming the STA, STO and AA bits (in SICON).


The following operating flow charts will instruct the user to use the TWI/I2C using state-by-state operation. First, the user should fill SIADR with its own Slave address (refer to the previous description about SIADR). To act as a master, after initializing the SICON, the first step is to set "STA" bit to generate a START condition to the bus. To act as a slave, after initializing the SICON, the TWI/I2C waits until it is addressed. And then follow the operating flow chart for a number a next actions by properly programming (STA,STO,SI,AA) in the SICON. Since the TWI/I2C hardware will take next action when SI is just cleared, it is recommended to program (STA,STO,SI,AA) by two steps, first STA, STO and AA, then clear SI bit (may use instruction "CLR SI") for safe operation. "don't care"


The figure below shows how to read the flow charts.





# MGEQ1C064











## 23.4. TWI0/I2C0 Register

#### SIADR: TWI0/I2C0 Address Register

SFR Page	= 0 Only	= 0 Only							
SFR Addres	s = 0xD1	RESET = 0000-0000							
7	6	5	4	3	2	1	0		
A6	A5	A4	A3	A2	A1	A0	GC		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

The CPU can read from and write to this register directly. SIADR is not affected by the TWI0/I2C0 hardware. The contents of this register are irrelevant when TWI0/I2C0 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI0/I2C0 bus after a START condition.

#### SIDAT: TWI0/I2C0 Data Register

SFR Page	= 0 Only						
SFR Address	$= 0 \times D2$				RESET =	0000-0000	
7	6	5	4	3	2	1	0
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI0/I2C0 is in a defined state and the serial interrupt flag (SI) is set. Data in SIDAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SIDAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SIDAT.

SIDAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI0/I2C0 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SIDAT on the rising edges of serial clock pulses on the TWI0_SCL line. When a byte has been shifted into SIDAT, the serial data is available in SIDAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SIDAT on the falling edges of clock pulses on the TWI0_SCL line.

When the CPU writes to SIDAT, the bit SD7 is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in SIDAT will have been transmitted to the SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SIDAT.

#### SICON: TWI0/I2C0 Control Register

SER Page	= 0 Only	= 0 Only							
SFR Addres	s = 0xD4				RESET =	0000-0000			
7	6	5	4	3	2	1	0		
CR2	ENSI	STA	STO	SI	AA	CR1	CR0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

The CPU can read and write to this register directly. Two bits are affected by the TWI0/I2C0 hardware: the SI will be set when a serial interrupt occurred, and the STO will be cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENSI="0".

Bit 7: CR2, TWI0/I2C0 Clock Rate select bit 2 (associated with CR1 and CR0).

#### Bit 6: ENSI, the TWI0/I2C0 Hardware Enable Bit

When ENSI is "0", the TWI0 _SDA and TWI0_SCL outputs are in a high impedance state, and it will ignore the input signals. Under this condition, the TWI0/I2C0 is in the not-addressed slave state, and STO is forced to "0". No other bits are affected, and the TWI0_SDA and TWI0_SCL can be used as general purpose I/O pins. When ENSI is "1", TWI0 is enabled, the TWI0_SDA and TWI0_SCL assign to port pin latch, such as P4.1 and P4.0. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

#### Bit 5: STA, the START Flag

When sets the STA to enter master mode, the TWI0/I2C0 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI0/I2C0 will wait for a STOP condition and generates a START condition after a delay. If STA is set while TWI0/I2C0 is already in a master mode and one or more bytes are transmitting or receiving, TWI0/I2C0 will send a repeated START condition. STA may be set at any time. STA may also be set when TWI0/I2C0 is an addressed slave mode. When the STA bit is reset, no START condition or repeated START condition will be generated.

#### Bit 4: STO, the STOP Flag

When the STO is set while TWI0/I2C0 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI0/I2C0 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI0/I2C0 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if TWI0/I2C0 is in a master mode (in a slave mode, TWI0/I2C0 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

#### Bit 3: SI, the Serial Interrupt Flag

When a new TWI0/I2C0 state is present in the SISTA register, the SI flag is set by hardware. And, if the TWI0/I2C0 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI is set, the low period of the serial clock on the TWI0_SCL line is stretched, and the serial transfer is suspended. A high level on the TWI0_SCL line is unaffected by the serial interrupt flag. SI must be cleared by software writing "0" on this bit. When the SI flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI0_SCL line.

#### Bit 2: AA, the Assert Acknowledge Flag

If the AA flag is set to "1", an Acknowledge (low level to TWI0_SDA) will be returned during the acknowledge clock pulse on the TWI0_SCL line when:

1) The own slave address has been received.

2) A data byte has been received while TWI0/I2C0 is in the master/receiver mode.

3) A data byte has been received while TWI0/I2C0 is in the addressed slave/receiver mode.

If the AA flag is reset to "0", a not acknowledge (high level to TWI0_SDA) will be returned during the acknowledge clock pulse on TWI0_SCL when:

1) A data has been received while TWI0/I2C0 is in the master/receiver mode.

2) A data byte has been received while TWI0/I2C0 is in the addressed slave/receiver mode.

#### Bit 7, 1~0: CR2, CR1 and CR0, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI0/I2C0 is in a master mode. The highest master mode clock frequency is limited to 1MHz. In slave mode, it is no need to select the clock rate. TWI0/I2C0 will automatically synchronize with any clock frequency from master, which is up to 400KHz. The various serial clock rates are shown in Table 23–1.

CR2	CR1	CR0	TWI0/I2C0 Clock Selection	TWI0/I2C0 Clock Rate @ SYSCLK=12MHz			
0	0	0	SYSCLK/8	1.5 MHz ^{Note1}			
0	0	1	SYSCLK/16	750 KHz			
0	1	0	SYSCLK/32	375 KHz			
0	1	1	SYSCLK/64	187.5 KHz			
1	0	0	SYSCLK/128	93.75 KHz			
1	0	1	SYSCLK/256	46.875 KHz			
1	1	0	S0TOF/6	Variable			
1	1	1	T0OF/6	Variable			

Table 23-1. TWI0/I2C0 Serial Clock Rates

Note:1. The Maximum TWI0/I2C0 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.

2. SYSCLK is the system clock.

3. SOTOF is UARTO Baud-Rate Generator Overflow.

4. TOOF is Timer 0 Overflow.

#### SISTA: TWI0/I2C0 Status Register

SFR Page	= 0 Only	= 0 Only							
SFR Address	s = 0xD3	RESET = 1111-1000							
7	6	5	4	3	2	1	0		
SIS7	SIS6	SIS5	SIS4	SIS3	SIS2	SIS1	SIS0		
R	R	R	R	R	R	R	R		

SISTA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SISTA contains F8H, no serial interrupt is requested. All other SISTA values correspond to defined TWI0/I2C0 states. When each of these states is entered, a status interrupt is requested (SI=1). A valid status code is present in SISTA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

### SIA2: TWI0/I2C0 2nd Address Register

SFR Page = 2 Only

SFR Address	s = 0xD1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
A2.6	A2.5	A2.4	A2.3	A2.2	A2.1	A2.0	A2E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~1: 2nd slave address content of TWI0/I2C0.

Bit 0: A2E, Enable control of 2nd slave address recognition.

0: Disable 2nd slave address recognition.

1: Enable 2nd slave address recognition.

#### SIA2M: TWI0/I2C0 2nd Address Mask Register

SFR Page	= 2 Only	= 2 Only							
SFR Address	$= 0 \times D2$				RESET =	1111-1111			
7	6	5	4	3	2	1	0		
A2M.6	A2M.5	A2M.4	A2M.3	A2M.2	A2M.1	A2M.0	1		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W		

SIA2 register is combined with ISA2M register for 2nd address recognition. In fact, SIA2M functions as the "mask" register for SIA2 register. The following is the example for it.

SIA2[7:1]	=	1100 000		
SIA2M[7:1]	=	1111 110		
2 nd ADR[7:1]	=	1100 00x	$\rightarrow$	The 2 nd slave address will be checked except
				bit 1 is treated as "don't care"

Bit 0: Reserved. Software must write "1" on this bit when SIA2M is written.

#### AUXR3: Auxiliary Register 3

SFR Page SFR Addres	= <b>0 only</b> s = 0xA4	5							
7	6	5	4	3	2	1	0		
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	TOXL		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Bit 2~1: TWIPS1~0, TWI0/I2C0 Port Selection [1:0].

TWIPS1~0	TWI0_SCL	TWI0_SDA
0 0	P4.0	P4.1
0 1	P6.0	P6.1
1 0	P3.1	P3.0
11	P2.5	P2.3

# AUXR10: Auxiliary Register 10

SFR Page	= 7  only				DECET	1100 0000		
SFR Address         = 0xA4         RESET = 1100-0000								
7	6	5	4	3	2	1	0	
AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 1: TWICF, TWI0/I2C0 serial Clock input Filter.

0: Disable TWICF function.

1: Enable TWICF function.

Bit 0: PAA, Pre-Assert Acknowledge.

0: Disable PAA function.

1: Enable PAA function on DMA transfer with TWI0/I2C0 master RX and slave TX/RX.

## 23.5. TWI1/I2C1 Register

#### SI1ADR: TWI1/I2C1 Address Register

SFR Pa SFR Ad	•	Only xD1			DEGET	= 0000-0000	
SER AU	$u_{1000} = 0$				RESET	= 0000-0000	
7	6	5 5	4	3	2	1	0
A61	A5	51 A4	1 A31	A21	A11	A01	GC1
R/W	R/\	W R/	N R/W	R/W	R/W	R/W	R/W

The CPU can read from and write to this register directly. SI1ADR is not affected by the TWI1/I2C1 hardware. The contents of this register are irrelevant when TWI1/I2C1 is in a master mode. In the slave mode, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit (GC1) is set, the general call address (00H) is recognized; otherwise it is ignored. The most significant bit corresponds to the first bit received from the TWI1/I2C1 bus after a START condition.

#### SI1DAT: TWI1/I2C1 Data Register

SFR Page	= 1 Only						
SFR Address	$= 0 \times D2$				RESET =	0000-0000	
7	6	5	4	3	2	1	0
SD71	SD61	SD51	SD41	SD31	SD21	SD11	SD01
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this register directly while it is not in the process of shifting a byte. This occurs when TWI1/I2C1 is in a defined state and the serial interrupt flag (SI1) is set. Data in SI1DAT remains stable as long as SI is set. While data is being shifted out, data on the bus is simultaneously being shifted in; SI1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SI1DAT.

SI1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the TWI1/I2C1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into SI1DAT on the rising edges of serial clock pulses on the TWI1_SCL line. When a byte has been shifted into SI1DAT, the serial data is available in SI1DAT, and the acknowledge bit is returned by the control logic during the 9th clock pulse. Serial data is shifted out from SI1DAT on the falling edges of clock pulses on the TWI1_SCL line.

When the CPU writes to SI1DAT, the bit SD71 is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in SI1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in the ACK flag. Note that the eight transmitted bits are shifted back into SI1DAT.

#### SI1CON: TWI1/I2C1 Control Register

SFR Pag	e = 1 Only	= 1 Only								
SFR Add	SFR Address         = 0xD4         RESET = 0000-0000									
7	6	5	4	3	2	1	0			
CR21	ENSI1	STA1	STO1	SI1	AA1	CR11	CR01			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			

The CPU can read and write to this register directly. Two bits are affected by the TWI/I2C1 hardware: the SI1 will be set when a serial interrupt occurred, and the STO1 will be cleared when a STOP condition is present on the bus. The STO1 bit is also cleared when ENSI1="0".

Bit 7: CR21, TWI1/I2C1 Clock Rate select bit 2 (associated with CR11 and CR01).

#### Bit 6: ENSI1, the TWI1/I2C1 Hardware Enable Bit

When ENSI1 is "0", the TWI1_SDA and TWI1_SCL outputs are in a high impedance state, and it will ignore the input signals. Under this condition, the TWI1/I2C1 is in the not-addressed slave state, and STO1 is forced to "0". No other bits are affected, and the TWI1_SDA and TWI1_SCL can be used as general purpose I/O pins. When ENSI1 is "1", TWI1 is enabled, the TWI1_SDA and TWI1_SCL assign to port pin latch, such as P4.3 and P4.2. The port pin latch must be set to logic 1 and I/O mode must be configured to open-drain mode for the serial communication.

#### Bit 5: STA1, the START Flag

When sets the STA1 to enter master mode, the TWI1/I2C1 hardware will check the status of the serial bus. It will generate a START condition if the bus is free. Otherwise TWI1/I2C1 will wait for a STOP condition and generates a START condition after a delay. If STA1 is set while TWI1/I2C1 is already in a master mode and one or more bytes are transmitting or receiving, TWI1/I2C1 will send a repeated START condition. STA1 may be set at any time. STA1 may also be set when TWI1/I2C1 is an addressed slave mode. When the STA1 bit is reset, no START condition or repeated START condition will be generated.

#### Bit 4: STO1, the STOP Flag

When the STO1 is set while TWI1/I2C1 is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the TWI1/I2C1 hardware clears the STO1 flag. In a slave mode, the STO1 flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the TWI1/I2C1 hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO1 flag is automatically cleared by hardware. If the STA1 and STO1 bits are both set, then a STOP condition is transmitted to the bus if TWI1/I2C1 is in a master mode (in a slave mode, TWI1/I2C1 generates an internal STOP condition which is not transmitted), and then transmits a START condition.

#### Bit 3: SI1, the Serial Interrupt Flag

When a new TWI1/I2C1 state is present in the SI1STA register, the SI1 flag is set by hardware. And, if the TWI1/I2C1 interrupt is enabled, an interrupt service routine will be serviced. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available. When SI1 is set, the low period of the serial clock on the TWI1 SCL line is stretched, and the serial transfer is suspended. A high level on the TWI1 SCL line is unaffected by the serial interrupt flag. SI1 must be cleared by software writing "0" on this bit. When the SI1 flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the TWI1 SCL line.

#### Bit 2: AA1, the Assert Acknowledge Flag

If the AA1 flag is set to "1", an Acknowledge (low level to TWI1_SDA) will be returned during the acknowledge clock pulse on the TWI1 SCL line when:

1) The own slave address has been received.

2) A data byte has been received while TWI1/I2C1 is in the master/receiver mode.

3) A data byte has been received while TWI1/I2C1 is in the addressed slave/receiver mode.

If the AA1 flag is reset to "0", a not acknowledge (high level to TWI1_SDA) will be returned during the acknowledge clock pulse on TWI1 SCL when:

1) A data has been received while TWI1/I2C1 is in the master/receiver mode.

2) A data byte has been received while TWI1/I2C1 is in the addressed slave/receiver mode.

Bit 7, 1~0: CR21, CR11 and CR01, the Clock Rate select Bits

These three bits determine the serial clock frequency when TWI1/I2C1 is in a master mode. The highest master mode clock frequency is limited to 1MHz. In slave mode, it is no need to select the clock rate. TWI1/I2C1 will automatically synchronize with any clock frequency from master, which is up to 400KHz. The various serial clock rates are shown in Table 23–2.

2. 1 0 0 1											
CR2	1 CR11	CR01	TWI1/I2C1 Clock Selection	TWI1/I2C1 Clock Rate @ SYSCLK=12MHz							
0	0	0	SYSCLK/8	1.5 MHz ^{Note1}							
0	0	1	SYSCLK/16	750 KHz							
0	1	0	SYSCLK/32	375 KHz							
0	1	1	SYSCLK/64	187.5 KHz							
1	0	0	SYSCLK/128	93.75 KHz							
1	0	1	SYSCLK/256	46.875 KHz							
1	1	0	S0TOF/6	Variable							
1	1	1	T0OF/6	Variable							

Table 23–2. TWI1/I2C1 Serial Clock Rates

Note:1. The Maximum TWI1/I2C1 clock Rate should under 1MHz, to set SYSCLK = 8MHz to generate 1MHz.

5. SYSCLK is the system clock.

6. SOTOF is UARTO Baud-Rate Generator Overflow.

7. TOOF is Timer 0 Overflow.

#### SI1STA: TWI1/I2C1 Status Register

	SFR Page	= 1 Only	= 1 Only								
	SFR Address	s = 0xD3				RESET =	1111-1000				
	7	6	5	4	3	2	1	0			
Ī	SI1S7	SI1S6	SI1S5	SI1S4	SI1S3	SI1S2	SI1S1	SI1S0			
	R	R	R	R	R	R	R	R			

SI1STA is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are a number of possible status codes. When SI1STA contains F8H, no serial interrupt is requested. All other SI1STA values correspond to defined TWI1/I2C1 states. When each of these states is entered, a status interrupt is requested (SI1=1). A valid status code is present in SI1STA when SI is set by hardware.

In addition, state 00H stands for a Bus Error. A Bus Error occurs when a START or STOP condition is present at an illegal position, such as inside an address/data byte or just on an acknowledge bit.

# SI1A2: TWI1/I2C1 2nd Address Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
A21.6	A21.5	A21.4	A21.3	A21.2	A21.1	A21.0	A2E1
7	6	5	4	3	2	1	0
SFR Address	s = 0xD1				RESET =	0000-0000	
SFR Page	= 3 Only						

Bit 7~1: 2nd slave address content of TWI1/I2C1.

Bit 0: A2E1, Enable control of 2nd slave address recognition.

0: Disable 2nd slave address recognition.

1: Enable 2nd slave address recognition.

#### SI1A2M: TWI1/I2C1 2nd Address Mask Register

SFR Page	= 3 Only						
SFR Address	s = 0xD2				RESET =	1111-1111	
7	6	5	4	3	2	1	0
A2M1.6	A2M1.5	A2M1.4	A2M1.3	A2M1.2	A2M1.1	A2M1.0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	W

SI1A2 register is combined with SI1A2M register for 2nd address recognition. In fact, SI1A2M functions as the "mask" register for SI1A2 register. The following is the example for it.

SI1A2[7:1]	=	1100 000
SI1A2M[7:1]	=	1111 110
2 nd ADR[7:1]	=	1100 00x —

The 2nd slave address will be checked except bit 1 is treated as "don't care"

Bit 0: Reserved. Software must write "1" on this bit when SI1A2M is written.

#### AUXR11: Auxiliary Register 11

SFR Page	= 8 only						
SFR Address         = 0xA4         RESET = 0000-0000							
7	6	5	4	3	2	1	0
I2C1CF	PAA1	I2C1PS1	I2C1PS0	0	POEM0	C0M0	C0OFS
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: I2C1CF, TWI1/I2C1 serial Clock input Filter.

0: Disable I2C1CF function.

1: Enable I2C1CF function.

Bit 6: PAA1, Pre-Assert Acknowledge for TWI1/I2C1.

0: Disable PAA1 function.

1: Enable PAA1 function on DMA transfer with TWI1/I2C1 master RX and slave TX/RX.

I2C1PS1~0	TWI1_SCL	TWI1_SDA
0 0	P4.2	P4.3
0 1	P6.0	P6.1
10	P6.5	P6.6
11	P6.3	P6.2

Bit 5~4: I2C1PS1~0, TWI1/I2C1 Port pin in Selection [1:0].

# 24. Serial Interface Detection (STWI/SI2C)

The serial interface detection module (SID) is always monitoring the "Start" and "Stop" condition on software two-wireinterface (STWI/SI2C). STWI_SCL is the serial clock signal and STWI_SDA is the serial data signal. If any matched condition is detected, hardware set the flag on STAF and STOF. Software can poll these two flags or set SIDFIE (SFIE.7) to share the interrupt vector on System Flag. And STWI_SCL is located on nINT1 which helps MCU to strobe the serial data by nINT1 interrupt. Software can use these resources to implement a variable TWI slave device.

## 24.1. SID Structure

Figure 24–1 shows the configuration of STAF and STOF detection, interrupt architecture and event detecting waveform.




Figure 24-1. Serial Interface Detection structure

# 24.2. SID Register

#### AUXR2: Auxiliary Register 2

SFR Page	= 0~F						
SFR Address	SFR Address         = 0xA3         RESET = 0000-0000           7         6         5         4         3         2         1						
7	6	5	4	3	2	1	0
STAF	STOF	0	COPLK	T1X12	T0X12	T1CKOE	TOCKOE
R/W	R/W	w	w	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

#### SFIE: System Flag Interrupt Enable Register

SFR Page	= 0~F						
SFR Addres	s = 0x8E				POR = 01	10-0000	
7	6	5	4	3	2	1	0
SIDFIE	MCDRE	MCDFIE	RTCFIE	SPWIE	BOF1IE	BOFOIE	WDTFIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: SIDFIE, Serial Interface (STWI/SI2C) Detection Flag Interrupt Enabled.

0: Disable SID Flags (STAF or STOF) interrupt.

1: Enable SID Flags (STAF or STOF) interrupt.

# AUXR9: Auxiliary Register 9 SFR Page = 6 only

er i ti age	0 0111							
SFR Address         = 0xA4         RESET = 0000-0000								
7	6	5	4	3	2	1	0	
SIDPS1	SIDPS0	T1G1	T0G1	C0FDC1	C0FDC0	S1PS1	S1PS0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	


Bit 7~6: SID/STWI Port pin Selection [1:0].

SIDPS1~0	STWI_SCL	STWI_SDA
0 0	nINT1	SOMI
0 1	TWI0_SCL	TWI0_SDA
10	TWI1_SCL	TWI1_SDA
11	T2EXI	T3EXI

# 25. Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range about 1, 2 or 4 kHz which is divided from ILRCO. Figure 25–1 shows the beeper generator circuit. But ILRCO is not the precision clock source. Please refer Section "37.5 ILRCO Characteristics" for more detailed ILRCO frequency deviation range.

#### Figure 25–1. Beeper Generator



## 25.1. Beeper Register

#### AUXR3: Auxiliary Register 3

SFR Page	= 0 only						
SFR Address	s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	TOXL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 5~4: BPOC1~0, Beeper output control bits.

1		
BPOC[1:0]	P4.4 function	I/O mode
00	P4.4	By P4M0.4 & P4M1.4
01	ILRCO/32	By P4M0.4 & P4M1.4
10	ILRCO/16	By P4M0.4 & P4M1.4
11	ILRCO/8	By P4M0.4 & P4M1.4

For beeper on P4.4 function, it is recommended to configure P4.4 as push-push output mode.

Beeper will use P4.4, and please disable OCD function before enable Beeper function.

# DCON0: Device Control 0

SFR Page SFR Addres	= P O Hy s = 0x4C				RESET =	100x-x011	
7	6	5	4	3	2	1	0
HSE	IAPO	HSE1	GF	GF	IORCTL	RSTIO	OCDE
R/W	R/W	R/W	W	W	W	R/W	R/W

Bit 0: OCDE, OCD enable.

0: Disable OCD interface on P4.4 and P4.5

1: Enable OCD interface on P4.4 and P4.5.

# 26. Keypad Interrupt (KBI)

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when KBI.7~0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition.


There are three SFRs used for this function. The Keypad Interrupt Mask Register (KBMASK) is used to define which KBI input pins are enabled to trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of keypad input. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set by hardware when the condition is matched. An interrupt will be generated if it has been enabled by setting the EKBI bit in EIE1 register and EA=1. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define "equal" or "not-equal" for the comparison. The keypad input can be assigned on the different port pins, please refer Section "4.3 Alternate Function Redirection" for more detailed information.

In order to use the Keypad Interrupt as the "Keyboard" Interrupt, the user needs to set KBPATN=0xFF and PATN_SEL=0 (not equal), then any key connected to keypad input which is enabled by KBMASK register will cause the hardware to set the interrupt flag KBIF and generate an interrupt if it has been enabled. To rewrite KBPATN to clear internal logic to allow next key press event.

The interrupt may wake up the CPU from Idle mode or Power-Down mode. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption but also need to be convenient to use.

# 26.1. KBI Structure





# 26.2. KBI Register

The following special function registers are related to the KBI operation:

#### KBPATN: Keypad Pattern Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
KBPATN.7	KBPATN.6	KBPATN.5	KBPATN.4	KBPATN.3	KBPATN.2	KBPATN.1	KBPATN.0
7	6	5	4	3	2	1	0
SFR Address	s = 0xD5				RESET =	1111-1111	
SER Page	= 0~F						

Bit 7~0: KBPATN.7~0: The keypad pattern, reset value is 0xFF.

#### KBCON: Keypad Control Register

SFR Page	= 0~F						
SFR Address         = 0xD6         RESET = 0000-0000							
7	6	5	4	3	2	1	0
KBCS1	KBCS0	KBES		0	0	PATN_SEL	KBIF
R/W	R/W	R/W	R	w	w	R/W	R/W

Bit 7~6: KBCS1~0, KBI Filter mode control.

KBCS1~0	KBI input filter mode
00	Disabled
01	SYSCLK x 3
10	SYSCLK/6 x 3
11	S0TOF x 3

Bit 5: KBES, KBI Edge mode select.

0: Set KBI module to level detection mode.

1: Set KBI module to edge detection mode.

Bit 3 ~ 2: Reserved. Software must write "0" on this bit when KBCON is written.

Bit 1: PATN_SEL, Pattern Matching Polarity selection.

0: The keypad input has to be not equal to user-defined keypad pattern in KBPATN to generate the interrupt. 1: The keypad input has to be equal to the user-defined keypad pattern in KBPATN to generate the interrupt.

Bit 0: KBIF, Keypad Interrupt Flag. The default value of KBIF is set to "1".

0: Must be cleared by software by writing "0".

1: Set when keypad input matches user defined conditions specified in KBPATN, KBMASK, and PATN_SEL.

#### KBMASK: Keypad Interrupt Mask Register

SFR Page	= 0~F						
SFR Address         = 0xD7         RESET = 0000-0000							
7	6	5	4	3	2	1	0
KBMASK.7	KBMASK.6	KBMASK.5	KBMASK.4	KBMASK.3	KBMASK.2	KBMASK.1	KBMASK.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

KBMASK.7: When set, enables KBI7 input as a cause of a Keypad Interrupt. KBMASK.6: When set, enables KBI6 input as a cause of a Keypad Interrupt. KBMASK.5: When set, enables KBI5 input as a cause of a Keypad Interrupt. KBMASK.4: When set, enables KBI4 input as a cause of a Keypad Interrupt. KBMASK.3: When set, enables KBI3 input as a cause of a Keypad Interrupt. KBMASK.2: When set, enables KBI2 input as a cause of a Keypad Interrupt. KBMASK.1: When set, enables KBI2 input as a cause of a Keypad Interrupt. KBMASK.1: When set, enables KBI1 input as a cause of a Keypad Interrupt. KBMASK.0: When set, enables KBI0 input as a cause of a Keypad Interrupt.

# AUXR6: Auxiliary Register 6

SFR Page	= 3 only						
SFR Addres	s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	KBILPS1	KBILPS0	T3FCS	T2FCS	SnMIPS	S0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: KBIHPS1~0, KBI4~7 Port pin Selection [1:0].

/		<u> </u>		
KBIHPS1~0	KBI7	KBI6	KBI5	KBI4
0 0	P1.7	P1.6	P1.5	P1.4
0 1	P0.7	P0.6	P0.5	P0.4
1 0	P2.7	P2.6	P2.5	P2.4
11	P6.3	P6.2	P6.1	P6.0

Bit 5~4: KBILPS1~0, KBI0~3 Port pin Selection 0.

KBILPS1~0	KBI3	KBI2	KBI1	KBI0
0 0	P1.3	P1.2	P1.1	P1.0
0 1	P0.3	P0.2	P0.1	P0.0
1 0	P2.3	P2.2	P2.1	P2.0
1 1	P4.3	P4.2	P4.1	P4.0

# 27. General Purpose Logic (GPL-CRC)

The **MGEQ1C064** builds in a general purpose logic cyclic redundancy check function with CCITT16 (CRC16 0x1021) polynomial. The CRC accepts a stream of 8-bit data written to the CRC0DI. Its initial value (seed value) is programmable for multi-purpose applications. The 16-bit initial value (seed value) is set to high byte CRC0SH (CRCDS0~1=01) and low byte CRC0SL (CRCDS0~1=00). The result is stored in CRC0RH (CRCDS0~1=01) and CRC0RL (CRCDS0~1=00).

The GPL-CRC has another data path direct from Flash memory by the Flash Auto-Reload Engine to dynamically check the data correctness in the Flash.

The GPL-CRC can also combine the data inverse function. To write the data byte into BOREV register and it will be flipped automatically when read it back from BOREV. The MSB becomes the LSB.


# 27.1. GPL-CRC Structure

In the normal mode, it needs to set the seed in CRC0SH and CRC0SL and then write the data into CRC0DI to start the conversion.

In the Flash Auto-Read mode, it needs to keep CRCDS1~0 at "0x11". And follow the steps show in below:


- 1. To set the start address of the reload sector, this is defined in IFADRH and IFADRL.
- 2. To set its end-address is combined the IAPLB (7 bits) and 9'b1-1111-1111.
- 3. Set IFMT register (ISP/IAP Flash Mode) to 0x80 for Flash Auto-Read mode.
- 4. Sequentially write 0x46h then 0xB9h to SCMD register to trigger CRC calculation.

#### Figure 27–1. CRC structure



# 27.2. GPL-BOREV Structure

Figure 27–2. BOREV structure



# 27.3. GPL Register

The following special function registers are related to the CRC operation:

# CRC0DA: CRC0 Data Port

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CRC0DA.7	CRC0DA.6	CRC0DA.5	CRC0DA.4	CRC0DA.3	CRC0DA.2	CRC0DA.1	CRC0DA.0
7	6	5	4	3	2	1	0
SFR Addres	s = 0xB6				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7~0: CRC0 Data Port. The CRC0 data access is defined as following table:

CRCDS1~0	CPU R/W	CRC0 Data	Description
		Selection	
00	Write	CRC0SL	CRC0 Data Seed register-L.
01	Write	CRC0SH	CRC0 Data Seed register-H.
10	Write		Reserved.
11	Write	CRC0DI	CRC0 Data Input register.
00	Read	CRC0RL	CRC0 Result register-L.
01	Read	CRC0RH	CRC0 Result register-H.
10	Read		Reserved.
11	Read		Reserved.

# AUXR1: Auxiliary Control Register 1

W	W	R/W	R/W	W	W	W	R/W
		CRCDS1	CRCDS0				DPS
7	6	5	4	3	2	1	0
SFR Address	= 0xA2				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 5~4: CRCDS1~0. CRC0 Data port Selection bit 1~0.

#### BOREV: Bit Order Reversed data register

SFR Page	= 0~F		-				
SFR Addres	s = 0x96				RESET =	0000-0000	
7	6	5	4	3	2	1	0
BOREV.7	BOREV.6	BOREV.5	BOREV.4	BOREV.3	BOREV.2	BOREV.1	BOREV.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: BOREV7~0, data read/write for Bit-Order-Reversed function.

Any byte written to BOREV is read back in a bit-reversed order, i.e., the written LSB becomes the MSB. For example: If 0xA0 is written to BOREV, the data read back will be 0x05.

If 0x01 is written to BOREV, the data read back will be 0x80.

#### IFMT: ISP/IAP Flash Mode Table

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MS.7	MS.6	MS.5	MS.4	MS.3	MS.2	MS.1	MS.0
7	6	5	4	3	2	1	0
SFR Address	s = 0xE5				RESET =	xxxx-x000	
SFR Page	= 0~F						

Bit 7~4: Reserved. Software must write "0000_0" on these bits when IFMT is written.

Bit 3~0: ISP/IAP/Page-P operating mode selection

MS[7:0]	Mode
0 0 0 0 0 0 0 0 0	Standby
0 0 0 0 0 0 0 1	Flash byte read of AP/IAP-memory
0 0 0 0 0 0 1 0	Flash byte program of AP/IAP-memory
0 0 0 0 0 0 1 1	Flash page erase of AP/IAP-memory
0 0 0 0 0 1 0 0	Page P SFR Write
0 0 0 0 0 1 0 1	Page P SFR Read
1000-0000	Automatic flash read for CRC.
1 0 0 0-0 0 0 1	Flash byte read with address increased function
1000-0010	Flash byte program with address increased function.
Others	Reserved

IFMT is used to select the flash mode for performing numerous ISP/IAP function or to select page P SFR access.

If software selects the mode on automatic flash read for CRC, the flash start-address is defined in IFARDH and IFADRL. The flash end-address is defined at {IAPLB + 9'b1-1111-1111}.

# 28. Output signal Break & Modulator 0/1 (OBM0/1)

The Output Signal Break & Modulator has two major functions, first is Modulator and second is Event Breaker.

When use OBM as Modulator, OBM can mix a data stream BMnSW (also known as a modulator signal) with a carrier signal BMnLCO & BMnHCO to come out the modulated output.

When BMnSW = "0", BMnLCO will be chosen through to the output

When BMnSW = "1", BMnHCO will be chosen through to the output

Therefore, the modulator signal and the carrier signal can be modulated as the the target signal to BMnOUT.

When under modulator mode, it is suggest to disable filter function by MnFLT[1:0] = 00 to keep full information of the modulated signal.

When use OBM as Event Breaker, user can choose BMnLCO as the main control signal and BMnHCO as the alternated control signal. By using the BMnSW as the break event trigger. This trigger signal can be level trigger when BMnM1~0 = 00, or falling edge trigger when BMnM1~0 = 01/10/11.

Under the normal operation of Event Breaker, it will use main control signal go through the OBM to port pin. But when the BREAK event is coming, it will switch to the alternated control signal. The edge trigger even can be held by software to set BMnSR register.

Figure 28–1. Output signal Break & Modulator (OBMn) modulated signal
BMnSW
If BMnLCO = VSS

# 28.1. OBM Structure




Figure 28–2. Output signal Break & Modulator n (OBMn) structure (n = 0, 1)

# 28.2. OBM0 Register

The following special function registers are related to the OBM0 operation:

# BM0CR: output signal Break & Modulator 0 Control Register

SFR Page	= 2 only						
SFR Address	$s = 0 \times BC$				RESET =	0100-0000	
7	6	5	4	3	2	1	0
BM0OUT	BM0SW	BM0IE	BM0POL	M0FLT1	M0FLT0	BM0M1	BM0M0
R	P	R/W	R/W	D/M/	R/W	R/W	R/W
	N	<b>F</b> /W	FK/ VV	R/W	r:///	<b>K/W</b>	<b>FK/ VV</b>
7	6	r./ w	R/W	K/W	r/w	r/w	K/ W
7 M0SRWE	6 BM0SR	K/W	K/W	R/W	R/W	R/W	R/W

Bit 7: BM0OUT, read only. Software reads it to get the OBM0 output signal.

Bit 7: MOSRWE, BMOSR (bit 6) write enable, write only.

0: Disable software to update the BM0SR value.

1: Enable software to update the BM0SR value. This bit is auto-cleared. So, must write this bit "1" and BM0SR value concurrently.

Bit 6: BM0SW, read only. Software reads it to get the switch signal of the OBM0 output MUX.

Bit 6: BM0SR, OBM0 Switch Register, write only. Software writes this bit with M0SRWE=1 to update the content of BM0SR.

Bit 5: BM0IE, Enable BM0F (AUXR0.2) Interrupt.

0: Disable BM0F interrupt.

1: Enable BM0F interrupt.

Bit 4: BM0POL, OBM0 output inversion control bit.

0: BM0OUT output signal is not inverted.

1: BM0OUT output signal is inverted.

Bit 3~2: M0FLT1~0, OBM0 output Filter control.

M0FLT1~0	OBM0 output filter mode
00	Disabled
01	SYSCLK x 3
10	SYSCLK/6 x 3
11	T3OF x 3

Bit 1~0: BM0M1~0, OBM0 operating mode select.

BM0M1~0	OBM0 mode select
00	BM0SW is controlled byBM0E0 AND BM0E1 enabled signal. (level switched)
01	BM0SW is controlled by BM0SR. BM0SR could be updated by software or
01	Cleared by the falling edge of BM0E0 event OR BM0E1 event.
10	BM0SW is controlled by BM0SR. BM0SR could be updated by software or
10	Set by the falling edge of BM0E0 event OR BM0E1 event.
11	BM0SW is controlled by BM0SR. BM0SR could be updated by software or
	Toggled by the falling edge of BM0E0 event OR BM0E1 event.

#### BM0SE: output signal Break & Modulator 0 Switch source Enable register

SFR Page	= 3 only
SFR Addres	$s = 0 \times BC$
7	6

# RESET = 0000-0000

7	6	5	4	3	2	1	0
BM0E1.3	BM0E1.2	BM0E1.1	BM0E1.0	BM0E0.3	BM0E0.2	BM0E0.1	BM0E0.0
R/W							

#### Bit 7~4: OBM0 Enable 1 control bit 3~0.

BM0E1[3:0]	OBM0 control selection
0000	Disabled
0001	INT1ET
0010	KBIET
0011	PWM3O
0100	T1CKO
0101	T2CKO
0110	T2EXI
0111	PWM4O
1000	BOD1ET
1001	INT3ET
1010	S1DO
1011	AC1OUT
1100	PWM6O
1101	T4CKO
1110	T4EXI
Others	Disabled

#### Bit 3~0: OBM0 Enable 0 control bit 3~0.

BM0E0[3:0]	OBM0 control selection
0000	Disabled
0001	INTOET
0010	KBIET
0011	PWM2O
0100	TOCKO
0101	SODO
0110	ACOOUT
0111	PWM5O
1000	INT2ET
1001	RTCKO
1010	ТЗСКО
1011	T3EXI
1100	
1101	AC2OUT
Others	Disabled

#### BM0LCR: output signal Break & Modulator 0 Low Channel Register

SFR Page	= 4 only				U		
SFR Address	$s = 0 \times BC$				RESET =	0000-0000	
7	6	5	4	3	2	1	0
BM0LCP	0	0	0	BM0LS.3	BM0LS.2	BM0LS.1	BM0LS.0
R/W	W	W	W	R/W	R/W	R/W	R/W

Bit 7: BM0LCP, OBM0 low channel output inversion control bit.

0: BM0LCO output signal is not inverted.

1: BM0LCO output signal is inverted.

Bit 6~4: Reserved. Software must write "0" on these bits when BM0LCR is written.

Bit 3~0: BM0LS, OBM0 Low channel Source selection bit 3~0.

9		
	BM0LS[3:0]	OBM0 Low channel Source selection
	0000	VSS
	0001	KBI2
	0010	KBI4
	0011	TOCKO
	0100	INTOET
	0101	PWM00
	0110	PWM1O
	0111	PWM4O
	1000	T2CKO
	1001	T2EXI
	1010	INT2ET
	1011	RTCKO
	1100	PWM6O
	Others	Reserved

#### BM0HCR: output signal Break & Modulator 0 High Channel Register

BM0HCP	$\sim$	$\sim$	∧	BM0HS.3	BM0HS.2	BM0HS.1	BM0HS.0
7	6	5	4	3	2	1	0
SFR Page SFR Address	= 5 only = 0xBC				RESET =	0000-0000	

Bit 7: BM0HCP, OBM0 high channel output inversion control bit.

0: BM0HCO output signal is not inverted.

1: BM0HCO output signal is inverted.

Bit 6~4: Reserved. Software must write "0" on these bits when BM0HCR is written.

Bit 3~0: BM0HS, OBM0 High channel Source selection bit 3~0.

BM0HS[3:0]	OBM0 High channel Source selection
0000	VSS
0001	KBI3
0010	KBI5
0011	SOCKO
0100	INT1ET
0101	PWM2O
0110	PWM3O
0111	PWM5O
1000	T3CKO
1001	T3EXI
1010	INT3ET
1011	PWM7O
1100	T4CKO
1101	T4EXI
Others	Disabled

#### AUXR0: Auxiliary Register 0

SFR Page SFR Addres	= 0~F s = 0xA1				RESET =	0000-0000	
7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: BM0F, OBM0 Flag. This bit is set by OBM0 switch source enabled (BM0SE).

0: There is no OBM0 switch event happened. It is only cleared by software.

1: There is an OBM0 switch event happened.

## AUXR7: Auxiliary Register 7

SFR Page SFR Address	= <b>4 only</b> s = 0xA4				RESET =	<b>11</b> 00-0000	
7	6	5	4	3	2	1	0
POE5	POE4	COCKOE	SPI0M0	BM10E1	BM1OE0	BM0OE1	BM0OE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

### Bit 1~0: BM0OE1~0, BM0OUT output port pin selection.

BM0OE1~0	BM0OUT port Pin
0 0	Disable
0 1	P4.2
10	P3.0
11	P5.0

# 28.3. OBM1 Register

The following special function registers are related to the OBM1 operation:

#### BM1CR: output signal Break & Modulator 1 Control Register

SFR Page	= 6 ONIY						
SFR Address	$s = 0 \times BC$				RESET =	0100-0000	
7	6	5	4	3	2	1	0
BM1OUT	BM1SW	BM1IE	BM1POL	M1FLT1	M1FLT0	BM1M1	BM1M0
R	R	R/W	R/W	R/W	R/W	R/W	R/W
7	6						
M1SRWE	BM1SR						
W	W						

Bit 7: BM1OUT, read only. Software reads it to get the OBM1 output signal.

Bit 7: M1SRWE, BM1SR (bit 6) write enable, write only.

0: Disable software to update the BM1SR value.

1: Enable software to update the BM1SR value. This bit is auto-cleared. So, must write this bit "1" and BM0SR value concurrently.

Bit 6: BM1SW, read only. Software reads it to get the switch signal of the OBM1 output MUX.

Bit 6: BM1SR, OBM1 Switch Register, write only. Software writes this bit with M1SRWE=1 to update the content of BM1SR.

Bit 5: BM1IE, Enable BM1F (AUXR0.3) Interrupt.

0: Disable BM1F interrupt.

1: Enable BM1F interrupt.

Bit 4: BM1POL, OBM1 output inversion control bit.

0: BM1OUT output signal is not inverted.

1: BM1OUT output signal is inverted.

Bit 3~2: M1FLT1~0, OBM1 output Filter control.

M1FLT1~0	OBM1 output filter mode
00	Disabled
01	SYSCLK x 3
10	SYSCLK/6 x 3
11	T3OF x 3

Bit 1~0: BM1M1~0, OBM1 operating mode select.

BM1M1~0	OBM1 mode select
00	BM1SW is controlled byBM1E0 AND BM1E1 enabled signal. (level switched)
01	BM1SW is controlled by BM1SR. BM1SR could be updated by software or
01	Cleared by the falling edge of BM1E0 event OR BM1E1 event.
10	BM1SW is controlled by BM1SR. BM1SR could be updated by software or
10	Set by the falling edge of BM1E0 event OR BM1E1 event.
11	BM1SW is controlled by BM1SR. BM1SR could be updated by software or
	Toggled by the falling edge of BM1E0 event OR BM1E1 event.

#### BM1SE: output signal Break & Modulator 1 Switch source Enable register

SFR Page	= 7 only
SFR Address	$s = 0 \times BC$
7	6

RESET = 0000-0000

7	6	5	4	3	2	1	0
BM1E1.3	BM1E1.2	BM1E1.1	BM1E1.0	BM1E0.3	BM1E0.2	BM1E0.1	BM1E0.0
R/W							

#### Bit 7~4: OBM1 Enable 1 control bit 3~0.

BM1E1[3:0]	OBM1 control selection
0000	Disabled
0001	INT1ET
0010	KBIET
0011	PWM3O
0100	T1CKO
0101	T2CKO
0110	T2EXI
0111	PWM4O
1000	BOD1ET
1001	INT3ET
1010	S1DO
1011	AC1OUT
1100	PWM6O
1101	T4CKO
1110	T4EXI
Others	Disabled

### Bit 3~0: OBM1 Enable 0 control bit 3~0.

BM1E0[3:0]	OBM1 control selection
0000	Disabled
0001	INTOET
0010	KBIET
0011	PWM2O
0100	TOCKO
0101	SODO
0110	ACOOUT
0111	PWM5O
1000	INT2ET
1001	RTCKO
1010	T3CKO
1011	T3EXI
1100	
1101	AC2OUT
Others	Disabled

### BM1LCR: output signal Break & Modulator 1 Low Channel Register

SFR Page SFR Address	= 8  only s = 0xBC				RESET -	0000-0000	
SI IT Address		-			RESET =	0000-0000	
7	6	5	4	3	2	1	0
BM1LCP	0	0	0	BM1LS.3	BM1LS.2	BM1LS.1	BM1LS.0
R/W	W	W	W	R/W	R/W	R/W	R/W

Bit 7: BM1LCP, OBM1 low channel output inversion control bit.

0: BM1LCO output signal is not inverted.

1: BM1LCO output signal is inverted.

Bit 6~4: Reserved. Software must write "0" on these bits when BM1LCR is written.

OBM1 Low channel Source Selection						
VSS						
KBI2						
KBI4						
TOCKO						
INTOET						
PWM00						
PWM1O						
PWM4O						
T2CKO						
T2EXI						
INT2ET						
RTCKO						
PWM6O						
Reserved						

Bit 3~0: BM1LS, OBM1 Low channel Source selection bit 3~0.

#### BM1HCR: output signal Break & Modulator 1 High Channel Register

SFR Page = 9 only

SFR Address	$s = 0 \times BC$	RESET = 0000-0000					
7	6	5	4	3	2	1	0
BM1HCP	0	0	0	BM1HS.3	BM1HS.2	BM1HS.1	BM1HS.0
R/W	W	W	W	R/W	R/W	R/W	R/W

Bit 7: BM1HCP, OBM1 high channel output inversion control bit.

0: BM1HCO output signal is not inverted.

1: BM1HCO output signal is inverted.

Bit 6~4: Reserved. Software must write "0" on these bits when BM1HCR is written.

#### Bit 3~0: BM1HS, OBM1 High channel Source selection bit 3~0.

BM1HS[3:0]	OBM1 High channel Source selection					
0000	VSS					
0001	KBI3					
0010	KBI5					
0011	SOCKO					
0100	INT1ET					
0101	PWM2O					
0110	PWM3O					
0111	PWM5O					
1000	T3CKO					
1001	T3EXI					
1010	INT3ET					
1011	PWM7O					
1100	T4CKO					
1101	T4EXI					
Others	Reserved					

#### AUXR0: Auxiliary Register 0

SFR Page	= 0~F						
SFR Address = 0xA1 RESET = 0000-0000							
7	6	5	4	3	2	1	0
P60OC1	P60OC0	P60FD	PBKF	BM1F	BMOF	INT1H	INTOH
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 3: BM1F, OBM1 Flag. This bit is set by OBM1 switch source enabled (BM1SE). 0: There is no OBM1 switch event happened. It is only cleared by software.

1: There is an OBM1 switch event happened.

### AUXR7: Auxiliary Register 7

SFR Page SFR Addres	= <b>4 only</b> s = 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE5	POE4	COCKOE	SPIOMO	BM1OE1	BM1OE0	BM0OE1	BM0OE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


#### Bit 3~2: BM1OE1~0, BM1OUT output port pin selection.

BM1OE1~0	BM1OUT port Pin			
0 0	Disable			
0 1	P4.3			
10	P3.1			
11	P7.2			

## 29. 12-Bit ADC

The ADC subsystem for the **MGEQ1C064** consists of an analog multiplexer (AMUX), and a **1.0AECM** sps, **12**-bit successive-approximation-register ADC. The AMUX can be configured via the Special Function Registers shown in Figure 29–1. ADC operates in Single-ended mode, and may be configured to measure any of the pins on AIN0 ~ AIN15 or internal reference. The ADC subsystem is enabled only when the ADEN bit in the ADC Control register (ADCON0) is set to logic 1. The ADC subsystem is in low power shutdown when this bit is logic 0.

## 29.1. ADC Structure



### 29.2. ADC Operation

ADC has a maximum conversion speed of **1.0M** sps. The ADC conversion clock is a divided version of the system clock, S0 BRG overflow or Timer 2 overflow, determined by the ADCKS2~0 bits in the ADCFG0 register. The ADC conversion clock should be no more than 36 MHz.

After the conversion is complete (ADCI is high), the conversion result can be found in the ADC Result Registers (ADCDH, ADCDL). For single ended conversion, the result is

ADC Result =  $\frac{V_{IN} \times 4096}{VREF + Voltage}$ 

### 29.2.1. ADC Input Channels

The analog multiplexer (AMUX) selects the inputs to the ADC, allowing any of the pins on AIN15~0 to be measured in single-ended mode and one internal voltage reference (IVR, 1.4V). The ADC input channels are configured and selected by **CHS3~0** in the ADCON0 register and ACHS in the ADCFG0 register as shown in Figure 29–1. The selected pin is measured with respect to GND.

### 29.2.2. ADC Internal Voltage Reference

The default ADC reference is VDD. If the VDD is not fixed at a certain voltage, then use the following steps to read voltage:

- 1) To set the analog multiplexer (AMUX) to IVR.
- 2) Convert and store the IVR value by ADC. (Hint: Different VDD voltage will get different IVR read back value, but IVR is fixed at 1.4V. So this read back value can be tread as the reference value.)
- 3) To use the IVR read back reference value to calculate the VDD value. Now the VDD get a certain value, and can be treated as the reference voltage.
- 4) To use the reference voltage converts the input voltage.

### 29.2.3. Starting a Conversion

Prior to using the ADC function, the user should:

- 1) Turn on the ADC hardware by setting the ADCEN bit,
- 2) Configure the ADC input clock by bits ADCKS2, ADCKS1 and ADCKS0
- 3) Select the analog input channel by bits ACHS, CHS3, CHS2, CHS1 and CHS0
- 4) Configure the selected port input to the Analog-Input-Only mode, and
- 5) Configure ADC result arrangement using ADRJ bit.

Now, user can set the ADCS bit to start the A-to-D conversion. The conversion time is controlled by the bits ADCKS2, ADCKS1 and ADCKS0. Once the conversion is completed, the hardware will automatically clear the ADCS bit, set the interrupt flag ADCI and load the **12** bits of conversion result into ADCDH and ADCDL (according to ADRJ bit) simultaneously. If user sets the ADCS and selects the ADC trigger mode to **S0BRG/Timer2** over flow or free-run, then the ADC will keep conversion continuously unless ADCEN is cleared or configure ADC to manual mode.

As described above, the interrupt flag ADCI, when set by hardware, shows a completed conversion. Thus two ways may be used to check if the conversion is completed: (1) Always polling the interrupt flag ADCI by software; (2) Enable the ADC interrupt by setting bits EADC (in EIE1 register) and EA (in IE register), and then the CPU will jump into its Interrupt Service Routine when the conversion is completed. Regardless of (1) or (2), the ADCI flag should be cleared by software before next conversion.

### 29.2.4. ADC Conversion Rate

The user can select the appropriate conversion speed according to the frequency of the analog input signal. The maximum input clock of the ADC is **36MHz** and it operates a minimum conversion time with **30** ADC clocks. User can configure the ADCKS2~0 (ADCFG0.7~5), SHT (ADCFG2.7~0) and HA (ADCFG3.5) to specify the conversion rate. The following equation is the clock number of one ADC conversion:

ADC Conversion Rate =  $\frac{\text{ADC Clock Freq.}}{(30 + X)}$ ; X = SHT, 0~255

Please note is the input signal is AC signal,  $f_N$ , and assume the sample rate is  $f_S$ , based on Nyquist theorem,  $f_S$  should large than 2 times  $f_N$  to ensure the measurement accuracy.

For example,

1. To get 1.0M Sample Rate:

If SYSCLK= 36MHz and the ADCKS = SYSCLK is selected, SHT = 0, Then conversion rate  $f_S = 30MHz/(30+0) = 1.0M$  sps.

(In this case, the AC input signal  $f_N$  frequency should lower than 500KHz to ensure the measurement accuracy.) 2. To get 150K Sample Rate:


If SYSCLK= 24MHz and the ADCKS = SYSCLK/4 is selected, SHT = 10, Then conversion rate  $f_s = 24MHz/4/(30+10) = 150K$  sps. (In this case, the AC input signal  $f_N$  frequency should lower than 75KHz to ensure the measurement accuracy.)


### 29.2.5. ADC Interrupts

The ADC interrupt of **MGEQ1C064** includes 3 sources:

- 1. ADCI, when an A/D conversion is completed, ADCI will be set to invoke an interrupt. The interrupt on this flag can be blocked by IGADCI (ADCFG1.7).
- 2. SMPF, it is set when an ADC channel sample & hold is completed to invoke an interrupt. The interrupt on this flag can be blocked by SMPFIE (ADCFG1.5).
- 3. ADCWI, under ADC Window Compare mode, this Interrupt flag will be held when Window Comparison Data match has occurred. An interrupt is invoked if it is enabled. The interrupt on this flag can be enabled by EADCWI. (ADCFG1.6)

Figure 29–2. ADC Interrupt





### 29.2.6. ADC Window Detect

The **MGEQ1C064** ADC's programmable window detector continuously compares the ADC output registers with userprogrammed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt driven system, saving code space and CPU bandwidth while delivering faster response times. The window detector interrupt flag (ADCWI) can also be used in polled mode. The Window-High-Boundary (WHB[11:0], {ADCFG12, ADCFG11}) and Window-Low-Boundary (WLB[11:0], {ADCFG14, ADCFG13}) registers hold the boundary values. The Window-Boundary flags can be programmed to catch the ADC convert value (ADCDH:ADCDL) when it is inside or outside of the user-defined boundary. The following figure shows the two window detect modes:

- 1. ADWM0 = 0: When ADC convert value is "inside" the boundary the interrupt flag ADCWI will be held. Which means the condition WLB[11:0] ≤ ADCDH:ADCDL ≤ WHB[11:0] is true, ADCWI will be held.
- ADWM0 = 1: When ADC convert value is "outside" the boundary the interrupt flag ADCWI will be held. Which
  means the condition WLB[11:0] > ADCDH:ADCDL or ADCDH:ADCDL< WHB[11:0] is true, ADCWI will be
  held.</li>




Figure 29-4. ADC Window Detect

Another application of ADC Window Detect is to specify the voltage is lager or less than a specific voltage. For example:

- 1. The target voltage ≥ the condition: ADWM0 = 0, to set condition value in WLB and set WHB = 0xFFF
- 2. The voltage less  $\leq$  the condition: ADWM0 =0, to set the condition value in WHB and set WLB = 0
- 3. The target voltage > the condition: ADWM0 = 1, to set condition value in WHB and set WLB = 0
- 4. The target voltage < the condition: ADWM0 = 1, to set condition value in WLB and set WHB = 0xFFF

### 29.2.7. ADC Channel Scan Mode

MGEQ1C064 has 16 channels used as ADC input. If the application needs to watch several voltage by different input pad sequentially, to use ADC Channel Scan Mode can be the easy way to implement and save the channel switch time. To set the ASCE.15 ~ ASCE.0 in ADCFG5 and ADCFG6 to indicate the input channels, and the channels will be changed to next channel after ADC convert finish. To use this function with different ADC trigger mode to auto switch between the channels. To stop this mode just clear ASCE.15 ~ ASCE.0 to disable this function. When the ADC Channel Scan mode is enabled, please do not write the CHS3~0 manually to change channel, otherwise it will cause unexpected channel to be selected. If you want to clear ADCWI (ADC Window Compare Interrupt flag), you need to read modify write of the ADCON0 to prevent the CHS3 ~ CHS0 to be changed. And please note, when using this mode, the ACHS needs to be "0", to prevent the internal ADC channel be selected.

- 1) Turn on the ADC hardware by setting the ADCEN bit,
- 2) Configuring the ADC input clock by bits ADCKS2, ADCKS1 and ADCKS0
- 3) Configuring the selected port input to the Analog-Input-Only mode
- 4) Configure ADC result arrangement using ADRJ bit.
- 5) Select the analog input channels by setting ASCE.7 ~ ASCE.0 in ADCFG5
- 6) Select the analog input channels by setting ASCE.15 ~ ASCE.8 in ADCFG6
- 7) Select ADC Trigger Mode by setting ADTM [3:0]

### 29.2.8. Transfer ADC Data by DMA

When using ADC with DMA transfer, it needs to check following settings:

- 1. DMA controller will transfer ADCDL and then ADCDH
- 2. ADRJ (ADC result Right-Justified selection).
- 3. ADC Data Resolution: There are 3 ADC data resolution can be selected, 12-bit, 10-bit and 8-bit. To use ARES[1:0] to set the resolution.
- 4. ADC Data Bit Transfer by DMA: There are 2 different options can be chosen for DMA transfer, 2-byte and 1-byte which is selected by DBSD. When 8-bit is selected, the DMA controller will automatically to detect the register which hold the ADC value to transfer.

For example when ADC Data Resolution is 8 bit mode:

- i. ADRJ = 0 (Left-Justified): The ADC value will store in ADCDH. If DMA transfer mode is 8-bit, then ADCDH will be transferred.
- ii. ADRJ = 1 (Right-Justified): The ADC value will store in ADCDL. If DMA transfer mode is 8-bit, then ADCDL will be transferred.

For example, when VIN = VDD the ADC value is 0xFFF, with different combinations the ADC Data will be transfer by DMA as following:

	ARES[1:0]	DBSD	Data Tran	sfer Order
ADRJ	ADC Data Resolution	ADC Data Byte Transfer by DMA	1 st Data	2 nd Data
	00	<b>0</b> (2-byte Data)	0xF0	0xFF
	(12-bit)	<b>1</b> (1-byte Data)	0xFF	Х
•	01	<b>0</b> (2-byte Data)	0xC0	0xFF
0	(10-bit)	<b>1</b> (1-byte Data)	0xFF	Х
	1x	<b>0</b> (2-byte Data)	0x00	0xFF
	(8-bit)	<b>1</b> (1-byte Data)	0xFF	Х
	00	<b>0</b> (2-byte Data)	0xFF	0x0F
	(12-bit)	<b>1</b> (1-byte Data)	0xFF	Х
1	01	<b>0</b> (2-byte Data)	0xFF	0x03
1	(10-bit)	<b>1</b> (1-byte Data)	0xFF	Х
	1x	<b>0</b> (2-byte Data)	0xFF	0x00
	(8-bit)	<b>1</b> (1-byte Data)	0xFF	Х

### 29.2.9. I/O Pins Used with ADC Function

The analog input pins used for the A/D converters also have its I/O port's digital input and output function. In order to give the proper analog performance, a pin that is being used with the ADC should have its digital output as disabled. It is done by putting the port pin into the analog-input-only mode to AIN15~0. The port pin configuration for analog input function is described in Table 14–3. General Port Configuration Settings and regarding the AIN port pin setting please reference Section "14.2 I/O Port Register"

### 29.2.10. Idle and Power-Down Mode

If the ADC is turned on in Idle mode and Power-Down mode, it will consume a little power. So, power consumption can be reduced by turning off the ADC hardware (ADCEN=0) before entering Idle mode and Power-Down mode.

In Power-Down mode, the ADC does not function. If software triggers the ADC operation in Idle mode, the ADC will finish the conversion and set the ADC interrupt flag, ADCI. When the ADC interrupt enable (EADC, EIE1.1) is set, the ADC interrupt will wake up CPU from Idle mode.

### 29.2.11. How to improve ADC Accuracy

To use ADC measure the voltage, its accuracy might be affected by many factors, for example, the power noise of the MCU VDD or tolerance of the reference voltage. MGEQ1C064 has trimmed the internal reference voltage – IVR under VDD equals to 3.3V, and use the ADC to read its ADC value to store in flash ROM as the Prestored value. To use this value by following formulas to calculate the AIN voltage instead of measuring VDD to caculate the 1 LSB voltage.

- To push back the IVR voltage (which was measured under VDD=3.3V)  $IVR Voltage = \frac{IVR_{ADC_Prestored_Value} *^{3300}}{4096} (mV)....(1)$
- To use the proportional relationship calculate the I/O pin voltage  $AIN Voltage = \frac{IVR Voltage*AIN_{ADC_Value}}{IVR_{ADC_Value}} (mV)....(2)$

Note: To read the IVR ADC Presorted value please reference 31.3 How to read IVR (1.4V) ADC Prestored value .

### 29.3. ADC Register

#### ADCON0: ADC Control Register 0

SFR Page	= 0~F						
SFR Address	s = <b>0xC4</b>				RESET =	0000-0000	
7	6	5	4	3	2	1	0
ADCEN	ADCWI	CHS3	ADCI	ADCS	CHS2	CHS1	CHS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: ADCEN, ADC Enable.

0: Clear to turn off the ADC block.

1: Set to turn on the ADC block. At least 5us ADC enabled time is required before set ADCS.

#### Bit 6: ADCWI, ADC Window Compare Interrupt flag.

- 0: ADC0 Window Comparison Data match has not occurred since this flag was last cleared. The flag must be cleared by software.
- 1: This flag is set when ADC Window Comparison Data match has occurred. An interrupt is invoked if it is enabled. The interrupt on this flag can be enabled by EADCWI. (ADCFG1.6)

Bit 5: CHS3. Combined CH2~0 to select ADC input channel.

Bit 4: ADCI, ADC Interrupt Flag.

0: The flag must be cleared by software.

1: This flag is set when an A/D conversion is completed. An interrupt is invoked if it is enabled. The interrupt on this flag can be blocked by IGADCI (ADCFG1.7).

Bit 3: ADCS. ADC Start of conversion.

0: ADCS cannot be cleared by software.

1: Setting this bit by software starts an A/D conversion. On completion of the conversion, the ADC hardware will clear ADCS and set the ADCI. A new conversion may not be started while either ADCS or ADCI is high.

Bit 2~0: CHS2 ~ CHS1, Input Channel Selection for ADC analog multiplexer.

In Single-ended mode:

ACHS	CHS3~0	Selected Channel
0	0 0 0 0	AIN0 (P1.0)
0	0 0 0 1	AIN1 (P1.1)
0	0 0 1 0	AIN2 (P1.2)
0	0 0 1 1	AIN3 (P1.3)
0	0 1 0 0	AIN4 (P1.4)
0	0 1 0 1	AIN5 (P1.5)
0	0 1 1 0	AIN6 (P1.6)
0	0 1 1 1	AIN7 (P1.7)
0	1 0 0 0	AIN8 (P2.0)
0	1 0 0 1	AIN9 (P2.1)
0	1 0 1 0	AIN10 (P5.2)
0	1 0 1 1	AIN11 (P5.3)
0	1 1 0 0	AIN12 (P5.4)
0	1 1 0 1	AIN13 (P5.5)
0	1 1 1 0	AIN14 (P5.6)
0	1 1 1 1	AIN15 (P5.1)
1	0 0 0 0	Int. VREF (IVR/1.4V)
1	0 0 0 1	AVSS
	Others	Reserved

#### ADCFG0: ADC Configuration Register 0

SFR Page = 0 Only

SFR A	0	= 0xC3				RESET =	0000-0000	
7		6	5	4	3	2	1	0
ADC	۲S2	ADCKS1	ADCKS0	ADRJ	ACHS	SMPF	ADTM1	ADTM0
R/V	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~5: ADC Conversion Clock Select bits.

ADCKS[2:0]	ADC Clock Selection
0 0 0	SYSCLK
0 0 1	SYSCLK/2
0 1 0	SYSCLK/4
0 1 1	SYSCLK/8
1 0 0	SYSCLK/16
1 0 1	SYSCLK/32
1 1 0	S0TOF/2
1 1 1	T2OF/2

Note:

- 1. SYSCLK is the system clock.
- 2. SOTOF is UARTO Baud-Rate Generator Overflow.
- 3. T2OF is Timer2 Overflow.

Bit 4: ADRJ, ADC result Right-Justified selection.

- 0: The most significant 8 bits of conversion result are saved in ADCDH [7:0], while the least significant 2 bits in ADCDL[7:6].
- 1: The most significant 2 bits of conversion result are saved in ADCDH [1:0], while the least significant 8 bits in ADCDL[7:0].

### If ADRJ = 0

### ADCDH: ADC Date High Byte Register

SFR Page	= 0~F						
SFR Address	= 0xC6				RESET =	xxxx-xxxx	
7	6	5	4	3	2	1	0
(B11)	(B10)	(B9)	(B8)	(B7)	(B6)	(B5)	(B4)
R	R	R	R	R	R	R	R

### ADCDL: ADC Data Low Byte Register

SFR Page SFR Address	= 0~F = <b>0xC5</b>	, ,			RESET =	xxxx-xxxx	
7	6	5	4	3	2	1	0
(B3)	(B2)	(B1)	(B0)				
R	R	R	R	R	R	R	R

## If ADRJ = 1

ADCDR							
7	6	5	4	3	2	1	0
				(B11)	(B10)	(B9)	(B8)
R	R	R	R	R	R	R	R

### ADCDL

7	6	5	4	3	2	1	0
(B7)	(B6)	(B5)	(B4)	(B3)	(B2)	(B1)	(B0)
R	R	R	R	R	R	R	R

When in Single-ended Mode, conversion codes are represented as 12-bit unsigned integers. Inputs are measured from '0' to VDD(VREF) x 4095/4096. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADCDH and ADCDL registers are set to '0'.

Input Voltage	ADCDH:ADCDL	ADCDH:ADCDL	
(Single-Ended)	(ADRJ = 0)	(ADRJ = 1)	
VDD x 4095/4096	0xFFF0	0x0FFF	
VDD x 2048/4096	0x8000	0x0800	
VDD x 1024/4096	0x4000	0x0400	
VDD x 512/4096	0x2000	0x0200	
VDD x 256/4096	0x1000	0x0100	
VDD x 128/4096	0x0800	0x0080	
0	0x0000	0x0000	

Bit 3: ACHS, ADC Auxiliary channel Select. Decode ACHS and CHS3~0 to select ADC input channel.

Bit 2: SMPF. ADC channel sample & hold flag.

0: The flag must be cleared by software.

1: This flag is set when an ADC channel sample & hold is completed. An interrupt is invoked if it is enabled. The interrupt on this flag can be enabled by SMPFIE (ADCFG1.5).

Bit 1~0: ADC Trigger Mode selection.

	ADTM[1:0]	ADC Conversion Start Selection		
	0 0	Set ADCS		
	0 1	Timer 0 overflow		
	10	Free running mode		
	1 1	S0 BRG overflow		

### ADCFG1: ADC Configuration Register 1

ļ	SFR Page	= 1 Only						
SFR Address = <b>0xC3</b> RESET = 0000-0000								
	7	6	5	4	3	2	1	0
	IGADCI	EADCWI	SMPFIE	SIGN	AOS.3	AOS.2	AOS.1	AOS.0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: IGADCI, Ignore ADCI interrupt.

0: Enabled ADCI interrupt. Default is enabled.

1: Disable ADCI interrupt.

Bit 6: EADCWI, ADCWI interrupt enable.

0: Disable ADCWI interrupt.

1: Enable ADCWI interrupt to share the ADC interrupt vector.

Bit 5: SMPFIE, SMPF interrupt enable.

0: Disable SMPF interrupt.

1: Enable SMPF interrupt to share the ADC interrupt vector.

Bit 4~0: SIGN and AOS.3~0. The register value adjusts the ADC result in {ADCDH, ADCDL} for offset cancellation. Software can dynamically collect the ADC offset value. Software can also store the value in **MGEQ1C064** IAP zone to use it as a constant parameter for ADC offset cancellation. The following table lists the adjustment value for ADC transfer result.

{Sign, AOS.[3:0]}	Value in {ADCDH, ADCDL}		
0_1111	ADC transfer value + 15		
0_1110	ADC transfer value + 14		
0_0010	ADC transfer value + 2		
0_0001	ADC transfer value + 1		
0_000	ADC transfer value + 0		
1_1111	ADC transfer value – 1		
1_1110	ADC transfer value – 2		
1_0001	ADC transfer value – 15		
1_0000	ADC transfer value – 16		

### ADCFG2: ADC Configuration Register 2

SFR Page	= 2 only	-					
SFR Address = <b>0xC3</b> RESET = 0000-0000							
7	6	5	4	3	2	1	0
SHT.7	SHT.6	SHT.5	SHT.4	SHT.3	SHT.2	SHT.1	SHT.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: SHT[7:0], extend ADC sample time. The value of SHT is 0~255 ADC clocks.

#### ADCFG3: ADC Configuration Register 3 SER Page = 3 only

SFR Page SFR Addres	= 3 only s = 0xC3				RESET =	0100-0000	
7	6	5	4	3	2	1	0
ADPS1	ADPS0	0	0	ARES1	ARES0	ADES0	0
R/W	R/W	W	W	R/W	R/W	R/W	W

Bit 7~6: ADPS1~0, ADC Trigger Mode selection bit 3~2.

ADPS[1:0]	ADC Power Saving control
0 0	High power, high speed
0 1	Medium high power, medium high speed (default)
1 0	Medium low power, medium low speed
1 1	Low power, low speed

Bit 5~4: Reserved. Software must write "0" on these bits when ADCFG3 is written.

ARES[1:0]	ADC Data Resolution Selection
0 0	12-bit Data
0 1	10-bit Data
1 0	8-bit Data
1 1	Reserved

Bit 3~2: ARES1~0, ADC data Resolution selection bit 1~0.

Bit 1: ADES0, ADC DMA Event request Selection.

0: Request DMA to service ADC data transfer on ADCI setting.
1: Request DMA to service ADC data transfer on ADCWI setting

Bit 0: Reserved. Software must write "0" on this bit when ADCFG3 is written.

### ADCFG4: ADC Configuration Register 4

SFR Page	= 4 only s = 0xC3				DECET -		
SFR Address = <b>0xC3</b> RESET = 0000-0000							
7	6	5	4	3	2	1	0
0	ADWM0	ADTM3	ADTM2	0	0	DBSD	DOSD
W	R/W	R/W	R/W	W	W	R/W	R/W

Bit 7: Reserved. Software must write "0" on this bit when ADCFG4 is written.

Bit 6: ADWM0. Mode selection of ADC Window Detector.

0: ADCWI will be set when ADCDH: ADCDL value is within the range defined by WHB and WLB.

1: ADCWI will be set when ADCDH: ADCDL value is outside of the range defined by WHB and WLB.

Bit 5~4: ADC Trigger Mode selection bit 3~2.

ADTM[3:0]	ADC Conversion Start Selection	Source						
0000	Set ADCS	Software						
0001	Timer 0 overflow (T0OF)	Timer 0						
0010	Free running mode	ADC						
0011	S0 BRG overflow (S0TOF)	S0 BRG						
0100	KBIET	KBI						
0101	INT1ET	nINT1						
0110	INT2ET	nINT2						
0111	INT3ET	nINT3						
1000	T2EXES	Timer 2						
1001	AC0ES	AC0						
1010	T3EXES	Timer 3						
1011	AC1ES	AC1						
1100	PCA0 Overflow (C0TOF)	PCA0 Counter						
1101	C0CMP6 (Note1)	PCA0 CH6 Compare						
1110	C0CMP6 or C0CMP7 (Note1)	PCA0 CH6/CH7 Compare						
1111	BM0FES	OBM0						
NULLA COOME D								

Note1: COCMPx: ReferenceFigure 17–7 & Figure 17–8

Bit 3~2: Reserved. Software must write "0" on these bits when ADCFG4 is written.

Bit 1: DBSD, ADC Data Bit transfer by DMA.

DBSD	ADC Data Byte Transfer by DMA
0	2 Bytes Data
1	1 Byte Data (ADCH only with ADRJ=0)

Bit 0: DOSD, ADC Data Order Selection by DMA.

DBSD	DOSD	ADC Data Order transfer by DMA
0	0	ADCDL first
0	1	ADCDH first
1	0/1	ADCDH only with ADRJ=0

#### ADCFG5: ADC Configuration Register 5

SFR Page = 5 only SFR Address = 0xC3

SFR Address = <b>0xC3</b>						RESET =	0000-0000	
	7	6	5	4	3	2	1	0
	ASCE.7	ASCE.6	ASCE.5	ASCE.4	ASCE.3	ASCE.2	ASCE.1	ASCE.0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: AIN7~AIN0 auto-scan enabled.

0: Disable ADC channel auto-scan.

1: Enable ADC channel auto-scan.

### ADCFG6: ADC Configuration Register 6

SFR Page SFR Addres	= 6 only s = 0xC3	Ū			RESET =	0000-0000	
7	6	5	4	3	2	1	0
ASCE.15	ASCE.14	ASCE.13	ASCE.12	ASCE.11	ASCE.10	ASCE.9	ASCE.8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: AIN15~AIN8 auto-scan enabled.

0: Disable ADC channel auto-scan.

1: Enable ADC channel auto-scan.

### ADCFG11: ADC Configuration Register 11

SFR Page	= B only						
SFR Address	6 = <b>0xC3</b>				RESET =	1111-1111	
7	6	5	4	3	2	1	0
WHB.3	WHB.2	WHB.1	WHB.0	1	1	1	1
R/W	R/W	R/W	R/W	W	W	W	W

### ADCFG12: ADC Configuration Register 12

SFR Page SFR Addres	5 <b>7</b>						
7	6	5	4	3	2	1	0
WHB.11	WHB.10	WHB.9	WHB.8	WHB.7	WHB.6	WHB.5	WHB.4
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

WHB.9~0: ADC Window High Boundary value.

### ADCFG13: ADC Configuration Register 13

SFR Page	= D only	-					
SFR Addres	s = <b>0xC3</b>				RESET =	1111-1111	
7	6	5	4	3	2	1	0
WLB.3	WLB.2	WLB.1	WLB.0	0	0	0	0
R/W	R/W	R/W	R/W	W	W	W	W

#### ADCFG14: ADC Configuration Register 14

SFR Page	= E only				<b>DFOFT</b>		
SFR Address = <b>0xC3</b> RESET = 0000-0000							
7	6	5	4	3	2	1	0
WLB.11	WLB.10	WLB.9	WLB.8	WLB.7	WLB.6	WLB.5	WLB.4
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

WLB.9~0: ADC Window Low Boundary value.

#### PCON3: Power Control Register 3

SFR Page	= P Only
	0 45

SFR Addre	ess = 0x45				POR = 00	00-0000	
7	6	5	4	3	2	1	0
IVREN	0	0	SPWRE	0	0	0	0
R/W	W	W	R/W	W	W	W	W

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (1.4V).

1: Enable on-chip IVR (1.4V).

Bit 6~5: Reserved. Software must write "0" on these bits when PCON3 is written.

Bit 3~0: Reserved. Software must write "0" on these bits when PCON3 is written.


## 30. Analog Comparator 0/1/2 (AC0/AC1/AC2)

The **MGEQ1C064** consist three analog comparator modules. It is useful to transfer analog signal into digital information by comparing the voltage level between  $V_{IN}$ + and  $V_{IN}$ -. The result of these modules can send to port pin of internal logics.

- 1. Input Signals on V_{IN}+:
  - a. For the AC0: It has 4 I/O inputs which can be selected by AC0PIS [1:0].
  - b. For the AC1: It has single I/O inputs.
  - c. For the AC2: It has single I/O inputs.
- 2. There are 3 kinds of the reference voltage on VIN- can be used:
  - a. VDD voltage divider by R-ladder to make different voltage. The Table 30–1 & Table 30–2 give detail setting.
  - b. From port pin AC0NI, AC1NI or AC2NI: If the application need a much precise voltage, then it can apply a precise voltage source into this I/O pin.
  - c. IVR: Internal Voltage Reference, 1.4V.
  - d. The AC1/AC2 V_{IN}- can set to use ACNI0 as the reference voltage, which can set the three comparators under the same reference voltage for different input signals.
- 3. Combine clock filter, which can set 3 different sample rates to filer different noise, which can reduce the software de-bounced effort to improve whole system efficiency.
- 4. Interrupt Mode selection: The interrupt of AC0, AC1 and AC2 can be triggered by raising edge, falling edge and dual edge.

### 30.1. AC0/AC1/AC2 Structure

Figure 30–1. Analog Comparator 0 Block Diagram









Figure 30–3. Analog Comparator 2 Block Diagram



### 30.2. AC0/AC1/AC2 Register

### AC0CON: Analog Comparator 0 Control & Status Register

SFR Page	= 0 Only	= 0 Only						
SFR Address	s = 0x9E RESET = 00X0-0000							
7	6	5	4	3	2	1	0	
AC0LP	AC0PDX	AC0OUT	AC0F	AC0EN	AC0INV	AC0M1	AC0M0	
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	

Bit 7: AC0LP, Analog Comparator 0 Low Power Enable.

0: Disable AC0 low power mode.

1: Enable AC0 low power mode.

Bit 6: AC0PDX, Analog Comparator 0 control in PD mode.

0: Program the Analog Comparator 0 to be gated off during PD mode.

1: Program the Analog Comparator 0 to continue its function during PD mode.

If AC0EN, AC0PDX and EAC0 have been set, the comparator in PD function can only wake up CPU in low level or high level mode.

Bit 5: ACOOUT, this is a read only bit from comparator output.

AC0 Input	AC0INV = 0	AC0INV = 1
ACPIO(+) > ACNIO(-)	AC0OUT = 1	AC0OUT = 0
ACPI0(+) < ACNI0(-)	AC0OUT = 0	AC0OUT = 1

Bit 4: AC0F. Analog Comparator 0 Interrupt Flag.

0: The flag must be cleared by software.

1: Set when the comparator output meets the conditions specified by the AC0M [1:0] bits and AC0EN is set. The interrupt may be enabled/disabled by setting/clearing bit 7 of EIE1.

Bit 3: AC0EN. Analog Comparator 0 Enable.

0: Clearing this bit will force the comparator output low and prevent further events from setting AC0F.

1: Set this bit to enable the comparator.

Bit 2: ACOINV, Analog Comparator 0 output inversion bit.

0: AC0 output not inverted.

1: AC0 output inverted.

Bit 1~0: ACOM[1:0], Analog Comparator 0 Interrupt Mode.

AC0M[1:0]	AC0 Interrupt Mode
0 0	Reserved
0 1	Comparator 0 detects output Falling edge
1 0	Comparator 0 detects output Rising edge
1 1	Comparator 0 detects output Toggle

### AC0MOD: Analog Comparator 0 Mode Register

SFR Page	= 0 Only						
SFR Address	SFR Address = 0x9F RESET = 0000-0000						
7	6	5	4	3	2	1	0
NVRS3	NVRS2	NVRS1	NVRS0	NVRL	AC0FLT	AC0PIS1	AC0PIS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~5: NVRS[3:0], Negative input on Voltage Reference selector of analog comparator 0. The four bits determine the analog comparator (V-) input source as following:

Table 30–1. NVRL = 0, select high range

	<u> </u>		
NVRS[3:0]	(V-) Input	NVRS[3:0]	(V-) Input
0000	AC0NI(P0.1)	1000	16/32 VDD
0001	9/32 VDD	1001	17/32 VDD
0010	10/32 VDD	1010	18/32 VDD
0011	11/32 VDD	1011	19/32 VDD
0100	12/32 VDD	1100	20/32 VDD
0101	13/32 VDD	1101	21/32 VDD
0110	14/32 VDD	1110	22/32 VDD
0111	15/32 VDD	1111	23/32 VDD

### Table 30–2. NVRL = 1, select low range

		<u> </u>		
	NVRS[3:0]	(V-) Input	NVRS[3:0]	(V-) Input
	0000	Int. VREF (1.4V)	1000	8/24 VDD
	0001	1/24 VDD	1001	9/24 VDD
ſ	0010	2/24 VDD	1010	10/24 VDD
	0011	3/24 VDD	1011	11/24 VDD
	0100	4/24 VDD	1100	12/24 VDD
	0101	5/24 VDD	1101	13/24 VDD
	0110	6/24 VDD	1110	14/24 VDD
	0111	7/24 VDD	1111	15/24 VDD

Bit 3: NVRL, Negative Voltage Reference Low range select.

0: Select NVRS on high range.

1: Select NVRS on low range.

Bit 2: AC0FLT, Analog Comparator 0 output Filter control. It selects AC0OUT filter mode with AC0FLT1 (AUXR4.0)

AC0FLT1, AC0FLT	AC0OUT filter mode
0 0	Disabled
0 1	SYSCLK x 3
1 0	SYSCLK/6 x 3
1 1	T3OF x 3

Bit 1~0: AC0PIS[1:0], Positive input on I/O channel selector of analog comparator 0. The two bits determine the analog comparator (V+) input source as following:

AC0PIS[1:0]	(V+) Input Select
0 0	AC0PI0(P0.2)
0 1	AC0PI1(P0.3)
1 0	AC0PI2(P0.4)
1 1	AC0PI3(P0.5)

#### AC1CON: Analog Comparator 1 Control & Status Register

SFR Page = 1 Only

SFR Addres	s = 0x9E				RESET =	00X0-0000	
7	6	5	4	3	2	1	0
AC1LP	AC1PDX	AC1OUT	AC1F	AC1EN	AC1INV	AC1M1	AC1M0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W

Bit 7: AC1LP, Analog Comparator 1 Low Power Enable.

0: Disable AC1 low power mode.

1: Enable AC1 low power mode.

Bit 6: AC1PDX, Analog Comparator 1 control in PD mode.

0: Program the Analog Comparator 1 to be gated off during PD mode.

1: Program the Analog Comparator 1 to continue its function during PD mode.

If AC1EN, AC1PDX and EAC1 have been set, the comparator in PD function can only wake up CPU in low level or high level mode.

Bit 5: AC1OUT, this is a read only bit from comparator output.

AC1 Input	AC1INV = 0	AC1INV = 1
ACPI1(+) > ACNI1(-)	AC1OUT = 1	AC1OUT = 0
ACPI1(+) < ACNI1(-)	AC1OUT = 0	AC1OUT = 1

Bit 4: AC1F. Analog Comparator 1 Interrupt Flag.

0: The flag must be cleared by software.

1: Set when the comparator output meets the conditions specified by the AC1M [1:0] bits and AC1EN is set. The interrupt may be enabled/disabled by setting/clearing bit 2 of EIE2.

Bit 3: AC1EN. Analog Comparator 1 Enable.

0: Clearing this bit will force the comparator output low and prevent further events from setting AC1F.

1: Set this bit to enable the comparator.

Bit 2: AC1INV, Analog Comparator 1 output inversion bit.

0: AC1 output not inverted.

1: AC1 output inverted.

#### Bit 1~0: AC1M[1:0], Analog Comparator 1 Interrupt Mode.

AC1M[1:0]	AC1 Interrupt Mode
0 0	Reserved.
0 1	Comparator 1 detects output Falling edge
1 0	Comparator 1 detects output Rising edge
1 1	Comparator 1 detects output Toggle

### AC1MOD: Analog Comparator 1 Mode Register

SFR Page = 1 Only

SFR Addres	s = 0x9F				RESET =	xxx0-00xx	
7	6	5	4	3	2	1	0
			AC1NIS	NVRL1	AC1FLT		
W	W	w	R/W	R/W	R/W	W	W

Bit 7~5: Reserved. Software must write "0" on these bits when AC1MOD is written.

Bit 1~0: Reserved. Software must write "0" on these bits when AC1MOD is written.

Bit 4~3: AC1NIS & NVRL1, Analog Comparator 1 Negative Input Selection.

AC1NIS, NVRL1	ACNI1 Selection	Source Description					
0 0	AC1NI port pin	P0.6					
0 1	IVR14	Internal Voltage Reference 1.4V					
1 0	ACNI0	Analog Comparator 0 Negative Input					
1 1	Reserved						

Bit 2: AC1FLT, Analog Comparator 1 output Filter control. It selects AC1OUT filter mode with AC1FLT1 (AUXR4.2)

AC1FLT1, AC1FLT	AC1OUT filter mode
0 0	Disabled
0 1	SYSCLK x 3
1 0	SYSCLK/6 x 3
1 1	T3OF x 3

### AC2CON: Analog Comparator 2 Control & Status Register

SFR Page	= 2 Only			-			
SFR Address	s = 0x9E				RESET =	00X0-0000	
7	6	5	4	3	2	1	0
AC2LP	AC2PDX	AC2OUT	AC2F	AC2EN	AC2INV	AC2M1	AC2M0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W

Bit 7: AC2LP, Analog Comparator 2 Low Power Enable.

0: Disable AC2 low power mode.

1: Enable AC2 low power mode.

Bit 6: AC2PDX, Analog Comparator 2 control in PD mode.

0: Program the Analog Comparator 2 to be gated off during PD mode.

1: Program the Analog Comparator 2 to continue its function during PD mode.

If AC2EN, AC2PDX and EAC2 have been set, the comparator in PD function can only wake up CPU in low level or high level mode.

Bit 5: AC2OUT, this is a read only bit from comparator output.

AC2 Input	AC2INV = 0	AC2INV = 1
ACPI2(+) > ACNI2(-)	AC2OUT = 1	AC2OUT = 0
ACPI2(+) < ACNI2(-)	AC2OUT = 0	AC2OUT = 1

Bit 4: AC2F. Analog Comparator 2 Interrupt Flag.

0: The flag must be cleared by software.

1: Set when the comparator output meets the conditions specified by the AC2M [1:0] bits and AC2EN is set. The interrupt may be enabled/disabled by setting/clearing bit 7 of EIE2.

Bit 3: AC2EN. Analog Comparator 2 Enable.

0: Clearing this bit will force the comparator output low and prevent further events from setting AC2F.

1: Set this bit to enable the comparator.

Bit 2: AC2INV, Analog Comparator 2 output inversion bit.

0: AC2 output not inverted.

1: AC2 output inverted.

### Bit 1~0: AC2M[1:0], Analog Comparator 2 Interrupt Mode.

AC2M[1:0]	AC2 Interrupt Mode		
0 0	Reserved.		
0 1	Comparator 2 detects output Falling edge		
1 0	Comparator 2 detects output Rising edge		
1 1	Comparator 2 detects output Toggle		

## AC2MOD: Analog Comparator 2 Mode Register

SFR Page	= 2  Only						
SFR Address	s = 0x9F				RESET =	xxx0-00xx	
7	6	5	4	3	2	1	0
			AC2NIS	NVRL2	AC2FLT		
W	W	W	R/W	R/W	R/W	w	W

Bit 7~5: Reserved. Software must write "0" on these bits when AC2MOD is written.

Bit 1~0: Reserved. Software must write "0" on these bits when AC2MOD is written.

### Bit 4: AC2NIS & NVRL2, Analog Comparator 2 Negative Input Selection.

	AC1NIS, NVRL1	ACNI2 Selection	Source Description
	0 0	AC2NI port pin	P6.2
ſ	0 1	IVR14	Internal Voltage Reference 1.4V
ſ	1 0	ACNI0	Analog Comparator 0 Negative Input
	1 1	Reserved	

Bit 2: AC2FLT, Analog Comparator 2 output Filter control. It selects AC2OUT filter mode with AC2FLT1.

AC2FLT1, AC2FLT	AC2OUT filter mode			
0 0	Disabled			
0 1	SYSCLK x 3			
1 0	SYSCLK/6 x 3			
1 1	T3OF x 3			

### AUXR10: Auxiliary Register 10

SFR Page = 7 only

SFR Address = 0xA4 RESET = 1100-0000							
7	6	5	4	3	2	1	0
AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AC1HC0, AC1 Hysteresis Control 0.

0: Disable Hysteresis input on AC1.

1: Enable Hysteresis input on AC1. Default is enabled.

Bit 6: AC0HC0, AC0 Hysteresis Control 0.

0: Disable Hysteresis input on AC0.

1: Enable Hysteresis input on AC0. Default is enabled.

### AUXR4: Auxiliary Register 4

T2PS1 <b>R/W</b>	T2PS0 R/W	R/W	T1PS0 R/W	AC1OE R/W	AC1FLT1 R/W	AC0OE R/W	AC0FLT1 R/W			
TODO4	TODOO	T1PS1	TIDOO							
7	6	5	4	3	2	1	0			
SFR Address	6 = <b>0xA4</b>		RESET = 0000-0000							
SFR Page	= 1 only									

Bit 3: AC1OE, AC1OUT output enable on port pin.

0: Disable AC1OUT output on port pin.

1: Enable AC1OUT output on P7.2. (Not support by 48 PIN package.)

Bit 1: AC0OE, AC0OUT output enable on port pin.

0: Disable AC0OUT output on port pin.

1: Enable AC0OUT output on P0.0.

### AUXR14: Auxiliary Register 14

R/W	R/W	W	W	R/W	R/W	R/W	R/W			
ADLPS1	ADLPS0	0	0	RWPS0	AC2HC0	AC2OE	AC2FLT1			
7	6	5	4	3	2	1	0			
SFR Address	= 0xA4		RESET = 0000-0100							
SFR Page	= B only									

Bit 2: AC2HC0, AC2 Hysteresis Control 0.

0: Disable Hysteresis input on AC2.

1: Enable Hysteresis input on AC2. Default is enabled.

Bit 1: AC2OE, AC2OUT output enable on port pin.

0: Disable AC2OUT output on port pin.

1: Enable AC2OUT output on P6.4.

Bit 0: AC0FLT1, AC0 output Filter control 1.

### PCON3: Power Control Register 3

SFR Page	= P Only						
SFR Address	s = 0x45				POR = 00	00-000	
7	6	5	4	3	2	1	0
IVREN	0	0	SPWRE	0	0	0	0
R/W	W	W	R/W	W	W	W	W

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (1.4V). 1: Enable on-chip IVR (1.4V).

Bit 6~5: Reserved. Software must write "0" on these bits when PCON3 is written.


Bit 3~0: Reserved. Software must write "0" on these bits when PCON3 is written.

## 31. Internal Voltage Reference (IVR, 1.4V)

The IVR can be used as the reference voltage of the AC0 and ADC. The typical output is 1.4V. It can be disabling by IVREN.

### 31.1. IVR (1.4V) Structure

Figure 31–1. IVR Diagram



### 31.2. IVR Register

### PCON3: Power Control Register 3

SFR Page	= P Only						
SFR Address	s = 0x45				POR = 00	00-000	
7	6	5	4	3	2	1	0
IVREN	0	0	SPWRE	0	0	0	0
R/W	W	W	R/W	W	W	W	w

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (1.4V).

1: Enable on-chip IVR (1.4V).

Bit 6~5: Reserved. Software must write "0" on these bits when PCON3 is written.

Bit 3~0: Reserved. Software must write "0" on these bits when PCON3 is written.

### 31.3. How to read IVR (1.4V) ADC Prestored value

IVR had been trimmed @VDD=3.3V in factory. And its ADC value had been stored in reserved area in Flash ROM for customer calculation the voltage value from the ADC value. It means customer don't needs to do the calibration of the ADC in the production line. It can save the test time and cost. Please reference the following sample code to read the prestored IVR ADC value. And reference 29.2.11 How to improve ADC Accuracy to understand how to improve ADC measurement accuracy.

void Get_Prestored_IVR(void)

```
{
```

```
ISPCR = ISP_ENABLE;

BOREV = 0x22;

IFMT = 0x06;

IFADRH = 0x00;

IFADRL = 0xC0;

SCMD = 0x46;

SCMD = 0x89;

Trim_IVR_ADC_Value.B[0] = IFD;

IFADRL ++;

SCMD = 0x46;

SCMD = 0x46;

SCMD = 0x89;

Trim_IVR_ADC_Value.B[1] = IFD;
```

ISPCR = ISP_DISABLE;

}


## 32. ISP and IAP

The flash memory of **MGEQ1C064** is partitioned into AP-memory, IAP-memory and ISP-memory. AP-memory is used to store user's application program; IAP-memory is used to store the non-volatile application data; and, ISP-memory is used to store the boot loader program for In-System Programming. When MCU is running in ISP region, MCU could modify the AP and IAP memory for software upgraded. If MCU is running in AP region, software could only modify the IAP memory for storage data updated.

### 32.1. MGEQ1C064 Flash Memory Configuration

There are total **64K** bytes of Flash Memory in **MGEQ1C064**. Figure 32–1 show the device flash configuration of **MGEQ1C064**. The ISP-memory can be configured as disabled or up to 7.5K bytes space by hardware option setting with 0.5KB step. The flash size of IAP memory is located between the IAP low boundary and IAP high boundary. The IAP low boundary is defined by the value of IAPLB register. The IAP high boundary is associated with ISP start address which decides ISP memory size by hardware option. The IAPLB register value is configured by hardware option or AP software programming. All of the AP, IAP and ISP memory are shared the total **64K** bytes flash memory.





### Note:

By default, the **MGEQ1C064** that Megawin shipped had configured the flash memory for 1.5K ISP, 1K IAP and Lock enabled. The 1.5K ISP region is inserted Megawin proprietary COMBO ISP code to perform In-System-Programming through Megawin 1-Line ISP protocol and COM port ISP. The 1K IAP size can be re-configured by software for application required.

### 32.2. MGEQ1C064 Flash Access in ISP/IAP

There are 3 flash access modes are provided in **MGEQ1C064** for ISP and IAP application: page erase mode, byte program mode and read mode. MCU software uses these three modes to update new data into flash storage and get flash content. This section shows the flow chart and demo code for the various flash modes.

### To do Page Erase (512 Bytes per Page)

Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.

- Step 2: Set MS= 0x03 in IFMT register to select Page Erase Mode.
- Step 3: Fill page address in IFADRH & IFADRL registers.
- Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

Step 5: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

### To do Byte Program

Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.

Step 2: Set MS= 0x02 in IFMT register to select Byte Program Mode.

Step 3: Fill byte address in IFADRH & IFADRL registers.

Step 4: Fill data to be programmed in IFD register.

Step 5: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

Step 6: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

### To do Read

Step 1: Set ISPEN in ISPCR to enable the ISP/IAP flow.

Step 2: Set MS= 0x01 in IFMT register to select Read Mode.

Step 3: Fill byte address in IFADRH & IFADRL registers.

Step 4: Sequentially write 0x46h then 0xB9h to SCMD register to trigger an ISP processing.

Step 5: Now, the Flash data is in IFD register.

Step 6: Clear ISPEN to 0 and MS= 0x00 to close the ISP/IAP flow.

The detailed descriptions of flash page erase, byte program and flash read in **MGEQ1C064** is listed in the following sections:

### 32.2.1. ISP/IAP Flash Page Erase Mode

The any bit in flash data of **MGEQ1C064** only can be programmed to "0". If user would like to write a "1" into flash data, the flash erase is necessary. But the flash erase in **MGEQ1C064** ISP/IAP operation only support "page erase" mode, a page erase will write all data bits to "1" in one page. There are 512 bytes in one page of **MGEQ1C064** and the page start address is aligned to A8~A0 = 0x000. The targeted flash address is defined in IFADRH and IFADRL. So, in flash page erase mode, the IFADRH.0(A8) and IFADRL.7~0(A7~A0) must be written to "0" for right page address selection. Figure 32–2 shows the flash page erase flow in ISPIAP operation.






Figure 32–3 shows the demo code of the ISP/IAP page erase operation.

Figure 32–3. Demo Code for ISP/IAP Page Erase

```
MOV
        ISPCR,#1000000b ; ISPCR.7 = 1, enable ISP
MOV
        IFMT.#03h
                           ; select Page Erase Mode
MOV
        IFADRH,??
                           ; fill [IFADRH, IFADRL] with page address
MOV
        IFADRL,??
                           ; trigger ISP/IAP processing
MOV
        SCMD,#46h
MOV
        SCMD,#0B9h
;Now, MCU will halt here until processing completed
MOV
        IFMT,#00h
                           ; select Standby Mode
        ISPCR,#0000000b; ISPCR.7 = 0, disable ISP
MOV
```

### 32.2.2. ISP/IAP Flash Byte Program Mode

The "program" mode of **MGEQ1C064** provides the byte write operation into flash memory for new data updated. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the content which will be programmed into the flash. Figure 32–4 shows the flash byte program flow in ISP/IAP operation.




Figure 32–5 shows the demo code of the ISP/IAP byte program operation.

Figure 32–5. Demo Code for ISP/IAP byte Program

MOV	ISPCR,#1000001	11b ; ISPCR.7=1, enable ISP
MOV	IFMT,#02h	; select <b>Program</b> Mode
MOV	IFADRH,??	; fill [IFADRH, IFADRL] with byte address
MOV	IFADRL,??	
MOV	IFD,??	; fill IFD with the data to be programmed
MOV	SCMD,#46h	trigger ISP/IAP processing
MOV	SCMD,#0B9h	;
, NOW, IV	ICO will halt here u	ntil processing completed
MOV	IFMT.#00h	; select Standby Mode
MOV	,	00b ; ISPCR.7 = 0, disable ISP

### 32.2.3. ISP/IAP Flash Read Mode

The "read" mode of **MGEQ1C064** provides the byte read operation from flash memory to get the stored data. The IFADRH and IFADRL point to the physical flash byte address. IFD stores the data which is read from the flash content. It is recommended to verify the flash data by read mode after data programmed or page erase. Figure 32–6 shows the flash byte read flow in ISP/IAP operation.




Figure 32–7 shows the demo code of the ISP/IAP byte read operation.

Figure 32–7. Demo Code for ISP/IAP byte Read

MOV	ISPCR,#100000	11b ; ISPCR.7=1, enable ISP
MOV	IFMT,#01h	; select <b>Read</b> Mode
MOV	IFADRH,??	; fill [IFADRH,IFADRL] with byte address
MOV	IFADRL,??	;
MOV	SCMD,#46h	; trigger ISP/IAP processing
MOV	SCMD,#0B9h	;
;Now, N	/ICU will halt here ι	Intil processing completed
MOV	A,IFD	; now, the read data exists in IFD
MOV	IFMT,#00h	; select <b>Standby</b> Mode
MOV	ISPCR.#000000	00b ; ISPCR.7 = 0, disable ISP

### 32.3. ISP Operation

ISP means In-System-Programming which makes it possible to update the user's application program (in AP-memory) and non-volatile application data (in IAP-memory) without removing the MCU chip from the actual end product. This useful capability makes a wide range of field-update applications possible. The ISP mode is used in the *loader program* to program both the AP-memory and IAP-memory.

Note:

- (1) Before using the ISP feature, the user should configure an ISP-memory space and pre-program the ISP code (boot loader program) into the ISP-memory by a universal Writer/Programmer or Megawin proprietary Writer/Programmer.
- (2) ISP code in the ISP-memory can only program the AP-memory and IAP-memory.

After ISP operation has been finished, software writes "001" on ISPCR.7 ~ ISPCR.5 which triggers an software RESET and makes CPU reboot into application program memory (AP-memory) on the address 0x0000.

As we have known, the purpose of the ISP code is to program both AP-memory and IAP-memory. Therefore, **the MCU must boot from the ISP-memory in order to execute the ISP code**. There are two methods to implement In-System Programming according to how the MCU boots from the ISP-memory.

### 32.3.1. Hardware approached ISP

To make the MCU directly boot from the ISP-memory when it is just powered on, the MCU's hardware options *HWBS* and *ISP Memory* must be enabled. The ISP entrance method by hardware option is named hardware approached. Once *HWBS* and *ISP Memory* are enabled, the MCU will always boot from the ISP-memory to execute the ISP code (boot loader program) when it is just powered on. The first thing the ISP code should do is to check if there is an ISP request. If there is no ISP requested, the ISP code should trigger a software reset (setting ISPCR.7~5 to "101" simultaneously) to make the MCU re-boot from the AP-memory to run the user's application program.

If the additional hardware option, HWBS2, is enabled with HWBS and ISP Memory, the MCU will always boot from ISP memory after power-on or **external reset finished**. It provides another hardware approached way to enter ISP mode by external reset signal. After first time power-on, **MGEQ1C064** can perform ISP operation by external reset trigger and doesn't wait for next time power-on, which suits the non-power-off system to apply the hardware approached ISP function.

### 32.3.2. Software approached ISP

The software approached ISP to make the MCU boot from the ISP-memory is to trigger a software reset while the MCU is running in the AP-memory. In this case, neither HWBS nor HWBS2 is enabled. The only way for the MCU to boot from the ISP-memory is to trigger a software reset, setting ISPCR.7~5 to "111" simultaneously, when running in the AP-memory. Note: the ISP memory must be configured a valid space by hardware option to reserve ISP mode for software approached ISP application.

### 32.3.3. Notes for ISP

### Developing of the ISP Code

Although the ISP code is programmed in the ISP-memory that has an *ISP Start Address* in the MCU's Flash (see Figure 32–1 for MGEQ1C064, it doesn't mean you need to put this offset (= *ISP Start Address*) in your source code. The code offset is automatically manipulated by the hardware. User just needs to develop it like an application program in the AP-memory.

### Interrupts during ISP

After triggering the ISP/IAP flash processing, the MCU will halt for a while for internal ISP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. The user, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced when the MCU halts for ISP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the ISP is completed, or they will be neglected.

### ISP and Idle mode

**MGEQ1C064** does not make use of idle-mode to perform ISP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/AP activity.

### **Accessing Destination of ISP**

As mentioned previously, the ISP is used to program both the AP-memory and the IAP-memory. Once the accessing destination address is beyond that of the last byte of the IAP-memory, the hardware will automatically neglect the triggering of ISP processing. That is the triggering of ISP is invalid and the hardware does nothing.

#### Flash Endurance for ISP

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the AP-memory and IAP-memory.

### 32.4. In-Application-Programming (IAP)

The **MGEQ1C064** has built a function as *In Application Programmable* (IAP), which allows some region in the Flash memory to be used as non-volatile data storage while the application program is running. This useful feature can be applied to the application where the data must be kept after power off. Thus, there is no need to use an external serial EEPROM (such as 93C46, 24C01, ..., and so on) for saving the non-volatile data.

In fact, the operating of IAP is the same as that of ISP except the Flash range to be programmed is different. The programmable Flash range for ISP operating is located within the AP and IAP memory, while the range for IAP operating is only located within the configured IAP-memory.

Note:

(1) For MGEQ1C064 IAP feature, the software should specify an IAP-memory space by writing IAPLB in IFMT defined. The IAP-memory space can be also configured by a universal Writer/Programmer or Megawin proprietary Writer/Programmer which configuration is corresponding to IAPLB initial value.
 (2) The program code to execute IAP is located in the AP-memory and just only program IAP-memory not ISP-memory.

### 32.4.1. IAP-memory Boundary/Range for MGEQ1C064

If ISP-memory is specified, the range of the IAP-memory is determined by IAP and the ISP starts address as listed below.

IAP high boundary = ISP start address -1. IAP low boundary = ISP start address - IAP.

If ISP-memory is not specified, the range of the IAP-memory is determined by the following formula.

IAP high boundary = 0xFFFF. IAP low boundary = 0xFFFF - IAP + 1.

For example, if ISP-memory is 1K, so that ISP start address is **0xFC00**, and IAP-memory is 1K, then the IAP-memory range is located at **0xF800** ~ **0xFBFF**. The IAP low boundary in **MGEQ1C064** is defined by IAPLB register which can be modified by software to adjust the IAP size in user's AP program.

### 32.4.2. Update data in IAP-memory

The special function registers are related to ISP/IAP would be shown in Section "32.5 ISP/IAP Register".

Because the IAP-memory is a part of Flash memory, only *Page Erase, no Byte Erase,* is provided for Flash erasing. To update "one byte" in the IAP-memory, users can not directly program the new datum into that byte. The following steps show the proper procedure:

Step 1: Save the whole page flash data (with 512 bytes) into XRAM buffer which contains the data to be updated.

Step 2: Erase this page (using ISP/IAP Flash Page Erase mode).

Step 3: Modify the new data on the byte(s) in the XRAM buffer.

Step 4: Program the updated data out of the XRAM buffer into this page (using ISP/IAP Flash Program mode).

To read the data in the IAP-memory, users can use the ISP/IAP Flash Read mode to get the targeted data.

### 32.4.3. Notes for IAP

### Interrupts during IAP

After triggering the ISP/IAP flash processing for In-Application Programming, the MCU will halt for a while for internal IAP processing until the processing is completed. At this time, the interrupt will queue up for being serviced if the interrupt is enabled previously. Once the processing is completed, the MCU continues running and the interrupts in the queue will be serviced immediately if the interrupt flag is still active. Users, however, should be aware of the following:

- (1) Any interrupt can not be in-time serviced during the MCU halts for IAP processing.
- (2) The low/high-level triggered external interrupts, nINTx, should keep activated until the IAP is completed, or they will be neglected.

### IAP and Idle mode

**MGEQ1C064** does not make use of idle-mode to perform IAP function. Instead, it freezes CPU running to release the flash memory for ISP/IAP engine operating. Once ISP/IAP operation finished, CPU will be resumed and advanced to the instruction which follows the previous instruction that invokes ISP/AP activity.

### Accessing Destination of IAP

As mentioned previously, the IAP is used to program only the IAP-memory. Once the accessing destination is not within the IAP-memory, the hardware will automatically neglect the triggering of IAP processing. That is the triggering of IAP is invalid and the hardware does nothing.

### An Alternative Method to Read IAP Data

To read the Flash data in the IAP-memory, in addition to using the Flash Read Mode, the alternative method is using the instruction "MOVC A,@A+DPTR". Where, DPTR and ACC are filled with the wanted address and the offset, respectively. And, the accessing destination must be within the IAP-memory, or the read data will be indeterminate. Note that using 'MOVC' instruction is much faster than using the Flash Read Mode.

### Flash Endurance for IAP

The endurance of the embedded Flash is 20,000 erase/write cycles, that is to say, the erase-then-write cycles shouldn't exceed 20,000 times. Thus the user should pay attention to it in the application which needs to frequently update the IAP-memory.

### 32.5. ISP/IAP Register

The following special function registers are related to the access of ISP, IAP and Page-P SFR:

## IFD: ISP/IAP Flash Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
SFR Addres	s = 0xE2				RESET =	1111-1111	
эгк Раде	= U~r						

IFD is the data port register for ISP/IAP/Page-P operation. The data in IFD will be written into the desired address in operating ISP/IAP/Page-P write and it is the data window of readout in operating ISP/IAP read.

### IFADRH: ISP/IAP Address for High-byte addressing

SFR Page	= 0~F						
SFR Addre	ss = 0xE3				RESET =	0000-0000	
7	6	5	4	3	2	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IFADRH is the high-byte address port for all ISP/IAP modes. It is not defined in Page-P mode.

### IFADRL: ISP/IAP Address for Low-byte addressing

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1	0
SFR Address	s = 0xE4				RESET =	0000-0000	
SFR Page	= 0~F						

IFADRL is the low byte address port for all ISP/IAP/Page-P modes. In flash page erase operation, it is ignored.

# IFMT: ISP/IAP Flash Mode Table

SFR Page SFR Address	= 0~F s = 0xE5				RESET = :	xxxx-x000	
7	6	5	4	3	2	1	0
MS.7	MS.6	MS.5	MS.4	MS.3	MS.2	MS.1	MS.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### Bit 7~0: ISP/IAP/Page-P operating mode selection

MS[7:0]	Mode			
0 0 0 0 0 0 0 0 0	Standby			
0 0 0 0 0 0 0 1	Flash byte read of AP/IAP-memory			
0 0 0 0 0 0 1 0	Flash byte program of AP/IAP-memory			
0 0 0 0 0 0 1 1	Flash page erase of AP/IAP-memory			
0 0 0 0-0 1 0 0	Page P SFR Write			
0 0 0 0 0 1 0 1	Page P SFR Read			
1000-0000	Automatic flash read for CRC.			
1 0 0 0-0 0 0 1	Flash byte read with address increased function			
1000-0010	Flash byte program with address increased function.			
Others	Reserved			

IFMT is used to select the flash mode for performing numerous ISP/IAP function or to select page P SFR access.

If software selects the mode on automatic flash read for CRC, the flash start-address is defined in IFARDH and IFADRH. The flash end-address is defined at {IAPLB + 9'b1-1111-1111}.

### SCMD: Sequential Command Data register

SFR Page	= 0~F		0				
SFR Address	= 0xE6				RESET =	xxxx-xxxx	
7	6	5	4	3	2	1	0
			SC	MD			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCMD is the command port for triggering ISP/IAP/Page-P activity. If SCMD is filled with sequential 0x46h, 0xB9h and if ISPCR.7 = 1, ISP/IAP/Page-P activity will be triggered.

#### ISPCR: ISP Control Register

R/W	R/W	R/W	R/W	w	W	w	W
ISPEN	SWBS	SRST	CFAIL				
7	6	5	4	3	2	1	0
SFR Addres	s = 0xE7	POR = 0000-0000					
SER Page	= 0~F						

Bit 7: ISPEN, ISP/IAP/Page-P operation enable.

0: Global disable all ISP/IAP/Page-P program/erase/read function.

1: Enable ISP/IAP/Page-P program/erase/read function.

Bit 6: SWBS, software boot selection control.

0: Boot from main-memory after reset.

1: Boot from ISP memory after reset.

Bit 5: SRST, software reset trigger control.

0: No operation

1: Generate software system reset. It will be cleared by hardware automatically.

Bit 4: CFAIL, Command Fail indication for ISP/IAP operation.

0: The last ISP/IAP command has finished successfully.

1: The last ISP/IAP command fails. It could be caused since the access of flash memory was inhibited.

Bit 3~0: Reserved. Software must write "0" on these bits when ISPCR is written.

IAPLB: IAP Low Boundary							
SFR Page	= P Only	1					
SFR Addres	s = 0x03				RESET =	0111-000x	
7	6	5	4	3	2	1	0
			IAPLB				0
W	W	W	W	W	W	W	W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFMT for mode selection on IAPLB Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And then select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP start address as listed below. IAP lower boundary = IAPLB[7:0] x 256, and IAP higher boundary = ISP start address - 1.

For example, if IAPLB=0xC0 and ISP start address is 0xF000, then the IAP-memory range is located at 0xC000 ~ 0xEFFF.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

## 32.5.1. ISP/IAP Sample Code

The following Figure 32–8 shows a sample code for ISP operation.

		ple Code for ISP	
,	rogram fo	**************************************	
;******** IFD IFADRH IFADRL IFMT SCMD ISPCR ;	DATA DATA DATA DATA DATA DATA DATA MOV	0E2h 0E3h 0E4h 0E5h 0E6h 0E7h ISPCR,#1000000b ;ISPCR.7=1, enable ISP	
;====== ; 1. Page	Erase Mo		
,	ORL MOV MOV MOV ;Now in	IFMT,#03h ;MS[2:0]=[0,1,1], select Page Erase Mode IFADRH,?? ;fill page address in IFADRH & IFADRL IFADRL,?? ; SCMD,#46h ;trigger ISP processing SCMD,#0B9h ; processing(CPU will halt here until complete)	
;====== ; 2. Byte I	Program I		
,=====	ORL ANL MOV MOV MOV MOV ;Now in	IFMT,#02h ;MS[2:0]=[0,1,0], select Byte Program Mode ISPCR,#0FAh ; IFADRH,?? ;fill byte address in IFADRH & IFADRL IFADRL,?? ; IFD,?? ;fill the data to be programmed in IFD SCMD,#46h ;trigger ISP processing SCMD,#0B9h ; processing(CPU will halt here until complete)	
;===== ; 3. Verify :=====	using Re	ad Mode	
,	ANL ORL MOV MOV MOV ;Now in 1 MOV CJNE	IFMT,#0F9h ;MS1[2:0]=[0,0,1], select Byte Read Mode IFMT,#01h ; IFADRH,?? ;fill byte address in IFADRH & IFADRL IFADRL,?? ; SCMD,#46h ;trigger ISP processing SCMD,#0B9h ; processing(CPU will halt here until complete) A,IFD ;data will be in IFD A,wanted,ISP_error ;compare with the wanted value	
ISP_erroi ;			

## 33. Page P SFR Access

**MGEQ1C064** builds a special SFR page (Page P) to store the control registers for MCU operation. These SFRs can be accessed by the ISP/IAP operation with different IFMT. In page P access, IFADRH must set to "00" and IFADRL indexes the SFR address in page P. If IFMT= 04H for Page P writing, the content in IFD will be loaded to the SFR in IFADRL indexed after the SCMD triggered. If IFMT = 05H for Page P reading, the content in IFD is stored the SFR value in IFADRL indexed after the SCMD triggered.

Following descriptions are the SFR function definition in Page P:

#### IAPLB: IAP Low Boundary

SFR Page	= P						
SFR Address	= 0x03				RESET =	1111-111x	
7	6	5	4	3	2	1	0
			IAPLB				0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~0: The IAPLB determines the IAP-memory lower boundary. Since a Flash page has 512 bytes, the IAPLB must be an even number.

To read IAPLB, MCU need to define the IFADRL for SFR address in Page-P, the IFMT for mode selection on Page-P Read and set ISPCR.ISPEN. And then write 0x46h & 0xB9h sequentially into SCMD. The IAPLB content is available in IFD. If write IAPLB, MCU will put new IAPLB setting value in IFD firstly. And index IFADRL, select IFMT, enable ISPCR.ISPEN and then set SCMD. The IAPLB content has already finished the updated sequence.

The range of the IAP-memory is determined by IAPLB and the ISP Start address as listed below.

IAP lower boundary = IAPLBx256, and

IAP higher boundary = ISP start address - 1.

For example, if IAPLB=0xE0 and ISP start address is 0xF000, then the IAP-memory range is located at 0xE000 ~ 0xEFFF.

Additional attention point, the IAP low boundary address must not be higher than ISP start address.

### **CKCON2: Clock Control Register 2**

SFR Page	= P Only
	010

SFR Address	s = 0x40	RESET = 0101-0000						
7	6	5	4	3	2	1	0	
XTGS1	XTGS0	XTALE	IHRCOE	MCKS1	MCKS0	OSCS1	OSCS0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 7~6: XTGS1~XTGS0, Crystal Gain Selection register.

XTGS1, XTGS0	Gain Define	Applied Crystal
0, 0	Low Gain	32.768KHz
0, 1	Medium Gain	2MHz ~ 25MHz
1, 0	Lower Gain	32.768KHz
1, 1	Reserved	Reserved

Bit 5: XTALE, external Crystal(XTAL) Enable.

0: Disable XTAL oscillating circuit. In this case, XTAL2 and XTAL1 behave as Port 6.0 and Port 6.1.

1: Enable XTAL oscillating circuit. If this bit is set by CPU software, software polls the XTOR (CKCON1.7) true to indicate the crystal oscillator is ready for OSCin clock selected.

Bit 4: IHRCOE, Internal High frequency RC Oscillator Enable.

0: Disable internal high frequency RC oscillator.

1: Enable internal high frequency RC oscillator. If this bit is set by CPU software, it needs **32 us** to have stable output after IHRCOE is enabled.

#### Bit 3~2: MCKS[1:0], MCK Source Selection.

MCKS[1:0]	MCK Source Selection		=12MHz S = [01]	OSCin =11.059MHz CKMIS = [01]		
	Selection	CKMS0 = 0	CKMS0 = 1	CKMS0 = 0	CKMS0 = 1	
0 0	OSCin	12MHz		11.059MHz		
0 1	CKMI x4 / x6	24MHz	36MHz	22.118MHz	33.177MHz	
1 0	CKMI x5.33 / x8	32MHz	48MHz	29.491MHz	44.236MHz	
1 1	CKMI x8 / x12	48MHz	72MHz	44.236MHz	66.354MHz	

Note: It needs to set ENCKM = 1 to enable CKM.

Note: Needs to be careful of the limitation of CPUCLK and SYSCLK. Needs to use SCKS[2:0] and CCKS to choose proper range of CPUCLK and SYSCLK to not exceed the limitation. CPUCLK ≤ 36MHz, SYSCLK ≤ 50MHz.

Bit 1~0: OSCS[1:0], OSCin Source selection.

OSCS[1:0]	OSCin source Selection
0 0	IHRCO
0 1	XTAL
1 0	ILRCO
1 1	ECKI, External Clock Input (P6.0) as OSCin.

## **CKCON3: Clock Control Register 3**

SFR Page	= P only						
SFR Address	s = 0x41				RESET =	0000-0010	
7	6	5	4	3	2	1	0
WDTCS1	WDTCS0	FWKP	WDTFS	MCKD1	MCKD0	MCDS1	MCDS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: WDTCS1~0. WDT clock source selection.

Bit 5: FWKP, MCU Fast wake up control.

0: Select MCU for normal wakeup time about 120us from power-down mode.

1: Select MCU for fast wakeup time about 30us from power-down mode.

Bit 4: WDTFS. WDT overflow source selection.

0: Select WDT bit-7 overflow as WDT event source.

1: Select WDT bit-0 overflow as WDT event source.

Bit 3~2: MCKD[1:0], MCK Divider Output selection.

MCKD[1:0]	MCKDO Frequency	if MCK = 12MHz	if MCK = 48MHz
0 0	MCKDO = MCK	MCKDO = 12MHz	MCKDO = 48MHz
0 1	MCKDO = MCK/2	MCKDO = 6MHz	MCKDO = 24MHz
1 0	MCKDO = MCK/4	MCKDO = 3MHz	MCKDO = 12MHz
1 1	MCKDO = MCK/8	MCKDO = 1.5MHz	MCKDO = 6MHz

Bit 1~0: MCDS[1:0], Reserve for test

## CKCON4: Clock Control Register 4

SFR Page	= P only	-						
SFR Address = 0x42 RESET = 0000-0000								
7	6	5	4	3	2	1	0	
RCSS2	RCSS1	RCSS0	RPSC2	RPSC1	RPSC0	RTCCS3	RTCCS2	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

## Bit 7~5: RTC Clock Source selection [2:0]

RCSS2, RCSS1, RCSS0	RTC Clock Selection				
0 0 0	ECKI (P6.0)				
0 0 1	ILRCO				
0 1 0	WDTPS				
0 1 1	WDTOF				
1 0 0	SYSCLK				
1 0 1	SYSCLK / 12				
1 1 0	Reserved				
1 1 1	Reserved				

#### **CKCON5: Clock Control Register 5**

SFR Page	= P only										
SFR Address	Address = 0x43 RESET = 0000-0000										
7	6	5	4	3	2	1	0				
							CKMS0				
W	W	w	W	W	w	w	R/W				

Bit 7~1: Reserved. Software must write "0" on these bits when CKCON5 is written.

Bit 0: CKMS0, CKM mode selection 0.

0: Set CKM to CKMI X8 output mode. (96MHz for PCA)

1: Set CKM to CKMI X12 output mode. (144MHz for PCA)

#### PCON2: Power Control Register 2

SFR Page	= P Only	= P Only									
SFR Address	s = 0x44	0x44 POR = 0000-0101									
7	6	5	4	3	2	1	0				
AWBOD1	0	BO1S1	BO1S0	BO1RE	EBOD1	BO0RE	1				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Bit 7: AWBOD1, Awaked BOD1 in PD mode.

0: BOD1 is disabled in power-down mode.

1: BOD1 keeps operation in power-down mode.

Bit 6: Reserved. Software must write "0" on this bit when PCON2 is written.

Bit 5~4: BO1S[1:0]. Brown-Out detector 1 monitored level Selection. The initial values of these two bits are loaded from OR1.BO1S1O and OR1.BO1S0O.

BO1S[1:0]	BOD1 detecting level
0 0	2.0V
0 1	2.4V
1 0	3.7V
1 1	4.2V

Bit 3: BO1RE, BOD1 Reset Enabled.

0: Disable BOD1 to trigger a system reset when BOF1 is set.

1: Enable BOD1 to trigger a system reset when BOF1 is set.

Bit 2: EBOD1, Enable BOD1 that monitors VDD power dropped at a BO1S1~0 specified voltage level.

0: Disable BOD1 to slow down the chip power consumption.

1: Enable BOD1 to monitor VDD power dropped.

Bit 1: BOORE, BOD0 Reset Enabled.

0: Disable BOD0 to trigger a system reset when BOF0 is set.

1: Enable BOD0 to trigger a system reset when BOF0 is set (VDD meets 1.7V).

Bit 0: Reserved. Software must write "1" on this bit when PCON2 is written.

#### PCON3: Power Control Register 3

SFR Page	= P Only	P Only									
SFR Address         = 0x45         POR = 0000-0000											
7	6	5	4	3	2	1	0				
IVREN	0	0	SPWRE	0	0	0	0				
R/W	W	W	R/W	w	w	W	w				

Bit 7: IVREN, Internal Voltage Reference Enable.

0: Disable on-chip IVR (1.4V).

1: Enable on-chip IVR (1.4V).

Bit 6~5: Reserved. Software must write "0" on these bits when PCON3 is written.

Bit 4: SPWRE, SPWF trigger a MCU reset (soft).

0: Disable SPWF to trigger a MCU reset.

1: Enable SPWF to trigger a MCU reset.

Bit 3~0: Reserved. Software must write "0" on these bits when PCON3 is written.

#### SPCON0: SFR Page Control 0

SFR Page	= P Only	,					
SFR Addres	ss = 0x48				POR = 00	00-000	
7	6	5	4	3	2	1	0
	P6CTL	P4CTL	WRCTL		CKCTL0	PWCTL1	PWCTL0
W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: Reserved. Software must write "0" on this bit when SPCON is written.

Bit 6: P6CTL. P6 SFR access Control.

If P6CTL is set, it will disable the P6 SFR modified in Page 0~F. P6 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 5: P4CTL. P4 SFR access Control.

If P4CTL is set, it will disable the P4 SFR modified in Page 0~F. P4 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 4: WRCTL. WDTCR SFR access Control.

If WRCTL is set, it will disable the WDTCR SFR modified in Page 0~F. WDTCR in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 2: CKCTL0. CKCON0 SFR access Control.

If CKCTL0 is set, it will disable the CKCON0 SFR modified in Page 0~F. CKCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 1: PWCTL1. PCON1 SFR access Control.

If PWCTL1 is set, it will disable the PCON1 SFR modified in Page 0~F. PCON1 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

Bit 0: PWCTL0. PCON0 SFR access Control.

If PWCTL0 is set, it will disable the PCON0 SFR modified in Page 0~F. PCON0 in Page 0~F only keeps the SFR read function. But software always owns the modification capability in SFR Page P.

## DCON0: Device Control 0

SFR Page	= P Only									
SFR Address	Address = 0x4C RESET = 1000-0011									
7	6	5	4	3	2	1	0			
HSE	IAPO	HSE1	0	0	IORCTL	RSTIO	OCDE			
R/W	R/W	w	w	w	w	R/W	w			

Bit 7: HSE, High Speed operation Enable.

0: Select CPU running in lower speed mode ( $F_{CPUCLK} \le 6MHz$ ) which is slow down internal circuit to reduce power consumption.

1: Enable CPU full speed operation if  $F_{CPUCLK} > 6MHz$ . Before select high frequency clock (> 6MHz) on CPUCLK, software must set HSE to switch internal circuit for high speed operation.

Bit 6: IAPO, IAP function only.

0: Maintain IAP region to service IAP function and code execution.

1: Disable the code execution in IAP region and the region only service IAP function.

Bit 5: HSE1, High Speed operation Enable 1.

0: No function.

1: Enable MCU for ultra-high speed operation. ( $F_{CPUCLK} > 25MHz$ ). It also needs to set HSE when use HSE1 = 1.

Bit 4~3: Reserved. Software must write "0" on these bits when DCON0 is written.

Bit 2: IORCTL, GPIO Reset Control.

0: Port 6 keeps reset condition for all reset events.

1: If this bit is set, Port 6 is only reset by POR/LVR/Ext Reset/BOR0/BOR1 (if BOR0/1 is enabled).

Bit 1: RSTIO, RST function on I/O,

0: Select I/O pad function for P47.

1: Select I/O pad function for external reset input, RST.

Bit 0: OCDE, OCD enable.0: Disable OCD interface on P4.4 and P4.51: Enable OCD interface on P4.4 and P4.5.

## SPHB: Stack Pointer High Boundary

SFR Page	= P Only						
SFR Address = 0x53 RESET = 1111-1111							
7	6	5	4	3	2	1	0
1	1	1	1	SPHB.3	SPHB.2	SPHB.1	SPHB.0
R	R	R	R	R/W	R/W	R/W	R/W

SPHB, it is used for the detection boundary of Stack Pointer warning. If SPHB == 1111-1111, SPWF will be set when SP  $\geq$  1111-1111. If SPHB == 1111-0000, SPWF will be set when SP  $\geq$  1111-0000.

## 34. Auxiliary SFRs

## AUXR0: Auxiliary Register 0

R/W	R/W	R/W				R/W	
P60OC1	P60OC0	P60FD	PBKF	BM1F	BM0F	INT1H	INTOH
7	6	5	4	3	2	1	0
SFR Address	s = 0xA1				RESET =	0000-0000	
SFR Page	= 0~F						

Bit 7~6: P6.0 function configured control bit 1 and 0. The two bits only act when internal RC oscillator (IHRCO or ILRCO) is selected for system clock source. In crystal mode, XTAL2 and XTAL1 are the alternated function of P6.0 and P6.1. In external clock input mode, P6.0 is the dedicated clock input pin. In internal oscillator condition, P6.0 provides the following selections for GPIO or clock source generator. When P60OC[1:0] set to non-GPIO function, P6.0 will drive the on-chip RC oscillator output to provide the clock source for other devices.

P60OC[1:0]	P6.0 function	I/O mode
0 0	P6.0	By P6M1.0 & P6M0.0
0 1	MCK	By P6M1.0 & P6M0.0
10	MCK/2	By P6M1.0 & P6M0.0
11	MCK/4	By P6M1.0 & P6M0.0

Please refer Section "9 System Clock" to get the more detailed clock information. For clock-out on P6.0 function, it is recommended to set {P6M1.0, P6M0.0} to "01" which selects P6.0 as push-push output mode.

Bit 5: P60FD, P6.0 Fast Driving.

0: P6.0 output with default driving.

1: P6.0 output with fast driving enabled. If P6.0 is configured to clock output, enable this bit when P6.0 output frequency is more than 12MHz at 5V application or more than 6MHz at 3V application.

Bit 4: PBKF, PWM Break Flag. This bit is set by PWM break source enabled. If this flag is set, the enabled PWM channel 0~5 will be blocked and the output pins keep the original GPIO state.

0: There is no PWM Break event happened. It is only cleared by software.

1: There is a PWM Break event happened or software triggers a PWM Break.

Bit 3: BM1F, OBM1 Flag. This bit is set by OBM1 switch source enabled (BM1SE). 0: There is no OBM1 switch event happened. It is only cleared by software.

1: There is an OBM1 switch event happened.

Bit 2: BM0F, OBM0 Flag. This bit is set by OBM0 switch source enabled (BM0SE).

0: There is no OBM0 switch event happened. It is only cleared by software.

1: There is an OBM0 switch event happened.

Bit 1: INT1H, INT1 High/Rising trigger enable.

0: Remain nINT1 triggered on low level or falling edge on nINT1 port pin.

1: Set nINT1 triggered on high level or rising edge on nINT1 port pin.

Bit 0: INT0H, INT0 High/Rising trigger enable.

0: Remain nINT0 triggered on low level or falling edge on nINT0 port pin.

1: Set nINT0 triggered on high level or rising edge on nINT0 port pin.

## AUXR1: Auxiliary Control Register 1

W	W	R/W	R/W	W	W	W	R/W
0	0	CRCDS1	CRCDS0	0	0	0	DPS
7	6	5	4	3	2	1	0
SFR Page SFR Address	= 0~F = 0xA2				RESET =	0000-0000	

Bit 7~6: Reserved. Software must write "**0**" on these bits when AUXR1 is written.

Bit 5~4: CRCDS1~0. CRC0 Data port Selection bit 1~0.

Bit 3~1: Reserved. Software must write "0" on these bits when AUXR1 is written.

Bit 0: DPS, DPTR select bit. Use to switch between DPTR0 and DPTR1.

0: Select DPTR0.

1: Select DPTR1.

DPS	Selected DPTR				
0	DPTR0				
1	DPTR1				

AUXR2: Auxiliary Register 2

SFR Page = 0~F SFR Address = 0xA3

SER Addres	$5 = 0 \times A S$			RESET = 0000-0000			
7	6	5	4	3	2	1	0
STAF	STOF	0	C0PLK	T1X12	T0X12	T1CKOE	T0CKOE
R/W	R/W	w	w	R/W	R/W	R/W	R/W

Bit 7: STAF, Start Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it. STAF might be held within MCU reset period, so needs to clear STAF in firmware initial.

DESET - 0000 0000

1: Set by hardware to indicate the START condition occurred on STWI bus.

Bit 6: STOF, Stop Flag detection of STWI (SID).

0: Clear by firmware by writing "0" on it.

1: Set by hardware to indicate the STOP condition occurred on STWI bus. STOF might be held within MCU reset period, so needs to clear STOF in firmware initial.

Bit 5: Reserved. Software must write "0" on this bit when AUXR2 is written.

Bit 4: C0PLK, PCA0 buffered PWM/COPM update control.

0: Buffered PWM/COPM is auto-updated on PCA0 base timer overflow.

1: Disable the buffered PWM/COPM auto-updated.

Bit 3: T1X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 2: T0X12, Timer 1 clock source selector while C/T=0.

0: Clear to select SYSCLK/12.

1: Set to select SYSCLK as the clock source.

Bit 1: T1CKOE, Timer 1 Clock Output Enable.

0: Disable Timer 1 clock output.

1: Enable Timer 1 clock output on T1CKO port pin.

Bit 0: T0CKOE, Timer 0 Clock Output Enable.

0: Disable Timer 0 clock output.

1: Enable Timer 0 clock output on T0CKO port pin.

## AUXR3: Auxiliary Register 3

SFR Page	= 0 only						
SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
T0PS1	T0PS0	BPOC1	BPOC0	S0PS0	TWIPS1	TWIPS0	T0XL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: T0PS1~0, Timer 0 Port pin Selection [1:0].

	r
T0PS1~0	T0/T0CKO
0 0	P3.4
0 1	P4.4
10	P4.6
11	P1.7

Bit 5~4: BPOC1~0, Beeper output control bits.

BPOC[1:0]	P4.4 function	I/O mode By P4M0.4 & P4M1.4				
0 0	P4.4					
0 1	ILRCO/32	By P4M0.4 & P4M1.4				
10	ILRCO/16	By P4M0.4 & P4M1.4				
11	ILRCO/8	By P4M0.4 & P4M1.4				

For beeper on P4.4 function, it is recommended to configure P4.4 as push-push output mode.

Bit 3: S0PS0, Serial Port 0 pin Selection 0. (S0PS1 at AUXR10.3)

S0PS1~0	RXD0	TXD0
0 0	P3.0	P3.1
0 1	P4.4	P4.5
1 0	P3.1	P3.0
11	P7.0	P7.1

Bit 2~1: TWIPS1~0, TWI0/I2C0 Port pin Selection [1:0].

TWIPS1~0	TWI0_SCL	TWI0_SDA
0 0	P4.0	P4.1
0 1	P6.0	P6.1
10	P3.1	P3.0
11	P2.5	P2.3

Bit 0: T0XL is the Timer 0 clock source selection bit. Please refer T0X12 for T0XL function definition.

#### AUXR4: Auxiliary Register 4

SFR Page	= 1 only						
SFR Address	s = 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
T2PS1	T2PS0	T1PS1	T1PS0	AC10E	AC1FLT1	AC0OE	AC0FLT1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: T2PS1~0, Timer 2 Port pin Selection [1:0].

T2PS1~0	T2/T2CKO	T2EX
0 0	P1.0	P1.1
0 1	P3.2	P3.3
10	P6.7	P5.7
11	P4.5	P4.4

Bit 5~4: T1PS1~0, Timer 1 Port pin Selection [1:0].

T1PS1~0	T1/T1CKO
0 0	P3.5
0 1	P4.5
10	P3.6
11	P3.7

Bit 3: AC1OE, AC1OUT output enable on port pin.

0: Disable AC1OUT output on port pin.

1: Enable AC1OUT output on P7.2. (Not support by 48 PIN package.)

Bit 2: AC1FLT1, AC1 output Filter control 1.

Bit 1: ACOOE, ACOOUT output enable on port pin.

0: Disable AC0OUT output on port pin.

1: Enable AC0OUT output on P0.0.

Bit 0: AC0FLT1, AC0 output Filter control 1.

## AUXR5: Auxiliary Register 5

SFR Page = 2 only

SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
C0IC4S0	C0IC2S0	C0PPS1	C0PPS0	C0PS1	C0PS0	ECIPS0	C0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: C0IC4S0, PCA0 Input Channel 4 input port pin Selection.

C0IC4S0	CEX4 input
0	CEX4 Port Pin
1	T2EXI

Bit 6: C0IC2S0, PCA0 Input Channel 2 input port pin Selection.

C1IC2S0	CEX2 input
0	CEX2 Port Pin
1	T3EXI

Bit 5: C0PPS1, {PWM2A, PWM2B} Port pin Selection 1.

C0PPS1	PWM2A	PWM2B
0	P4.0	P4.1
1	P3.4	P3.5

Bit 4: C0PPS0, {PWM0A, PWM0B} Port pin Selection 0.

Ī	C0PPS0	PWM0A	PWM0B
	0	P3.6	D2 7
	0	F 3.0	P3.7
	1	P6.0	P6.1

Bit 3: C0PS1, PCA0 Port pin Selection 1.

/			
C0PS1	CEX1	CEX3	CEX5
0	P2.3	P2.5	P2.7
1	P3.3	P3.4	P3.5

Bit 2: C0PS0, PCA0 Port pin Selection 0.

C0PS0	CEX0	CEX2	CEX4
0	P2.2	P2.4	P2.6
1	P4.0	P4.1	P3.2

Bit 1: ECIPS0, PCA0 ECI Port pin Selection0.

ECIPS0	ECI
0	P2.1
1	P4.6

Bit 0: C0COPS, PCA0 Clock Output (C0CKO) port pin Selection.

COCOPS	COCKO
0	P4.7
1	P7.2

## AUXR6: Auxiliary Register 6

SFR Page = 3 only SFR Address = 0xA4 RESET = 0000-0000							
SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
KBIHPS1	KBIHPS0	KBILPS1	KBILPS0	T3FCS	T2FCS	SnMIPS	S0COPS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7~6: KBIHPS1~0, KBI4~7 Port pin Selection [1:0].

۰.							
	KBIHPS1~0	KBI7	KBI6	KBI5	KBI4		
	0 0	P1.7	P1.6	P1.5	P1.4		
	0 1	P0.7	P0.6	P0.5	P0.4		
	10	P2.7	P2.6	P2.5	P2.4		
	11	P6.3	P6.2	P6.1	P6.0		

Bit 5~4: KBILPS1~0, KBI0~3 Port pin Selection 0.

· · · .									
	KBILPS1~0	KBI3	KBI2	KBI1	KBI0				
	0 0	P1.3	P1.2	P1.1	P1.0				
	0 1	P0.3	P0.2	P0.1	P0.0				
	10	P2.3	P2.2	P2.1	P2.0				
	1 1	P4.3	P4.2	P4.1	P4.0				

Bit 3: T3FCS, Reserved for chip test.

Bit 2: T2FCS, Reserved for chip test.

Bit 1: SnMIPS, S0MI, S1MI, S2MI & S3MI Port pin Selection.

SnMIPS	nMIPS S0MI		S2MI	S3MI	
0	P6.2	P6.3	P7.0	P7.1	
1	P5.7	P6.7	P6.6	P6.5	

Bit 0: S0COPS, S0BRG Clock Output (S0CKO) port pin Selection.

SOCOPS	SOCKO
0	P4.7
1	P4.4

## AUXR7: Auxiliary Register 7

SFR Page = 4 only

SFR Address	s = 0xA4				RESET =	1100-0000	
7	6	5	4	3	2	1	0
POE5	POE4	C0CKOE	SPI0M0	BM1OE1	BM1OE0	BM0OE1	BM0OE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: POE5, PCA0 PWM5 main channel (PWM5O) output control.

0: Disable PWM5O output on port pin.

1: Enable PWM5O output on port pin. Default is enabled.

Bit 6: POE4, PCA0 PWM4 main channel (PWM4O) output control.

0: Disable PWM4O output on port pin.

1: Enable PWM4O output on port pin. Default is enabled.

Bit 5: C0CKOE, PCA0 clock output (C0CKO) enable.

0: Disable PCA0 clock output.

1: Enable PCA0 clock output with PCA0 base timer overflow rate/2.

#### Bit 3~2: BM1OE1~0, BM1OUT output port pin selection.

BM1OE1~0	BM1OUT port Pin
0 0	Disable
0 1	P4.3
1 0	P3.1
11	P7.2

0

T3PS0

R/W

R/W

R/W

w

Bit 1~0: BM0OE1~0, BM0OUT output port pin selection.

BM0OE1~0	BM0OUT port Pin
0 0	Disable
0 1	P4.2
10	P3.0
11	P5.0

## AUXR8: Auxiliary Register 8

R/W

SFR Page SFR Address		= 5  only = 0xA4				RESET =	1100-0000
	7	6	5	4	3	2	1
	POE7	POE6	C0PPS2	0	0	S1COPS	T3PS1

W

Bit 7: POE7, PCA0 PWM7 main channel (PWM7O) output control.

R/W

0: Disable PWM7O output on port pin.

R/W

1: Enable PWM7O output on port pin. Default is enabled.

Bit 6: POE6, PCA0 PWM6 main channel (PWM6O) output control.

0: Disable PWM6O output on port pin.

1: Enable PWM6O output on port pin. Default is enabled.

Bit 5: C0PPS2, {PWM6, PWM7} Port pin Selection 2.

C0PPS2	PWM6	PWM7
0	P6.2	P6.3
1	P6.0	P6.1

Bit 4~3: Reserved. Software must write "0" on these bits when AUXR8 is written.

Bit 2: S1COPS, S1BRG Clock Output (S1CKO) port pin Selection.

S1COPS	S1CKO
0	P4.6
1	P4.5

Bit 1~0: T3PS1~0, Timer 3 Port pin Selection [1:0].

T3PS1~0	T3/T3CKO	T3EX
0 0	P4.6	P0.0
0 1	P3.3	P3.2
10	P2.1	P2.0
11	P6.6	P6.5

## AUXR9: Auxiliary Register 9

SFR Page = 6 only

SFR Address	s = 0xA4				RESET =	0000-0000	
7	6	5	4	3	2	1	0
SIDPS1	SIDPS0	T1G1	T0G1	C0FDC1	C0FDC0	S1PS1	S1PS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### Bit 7~6: SID/STWI Port pin Selection [1:0].

SIDPS1~0	STWI_SCL	STWI_SDA		
0 0	nINT1	SOMI		
0 1	TWI0_SCL	TWI0_SDA		
10	TWI1_SCL	TWI1_SDA		
11	T2EXI	T3EXI		

Bit 5: T1G1, Gating source selection of Timer 1.

T1G1, T1GATE	T1 Gate source
0 0	Disable
0 1	INT1 active
1 0	TF3 active
1 1	TI1 active

Bit 4: T0G1, Gating source selection of Timer 0.

T0G1, T0GATE	T0 Gate source
0 0	Disable
0 1	INT0 active
10	TF2 active
11	KBI active

Bit 3~2: COFDC1~0, COFDCK Selection [1:0].

C0FDC1~0	C0FDCK			
0 0	T0OF			
0 1	T1OF			
10	T3OF			
11	S0TOF			

Bit 1~0: S1PS1~0, Serial Port 1 pin Selection [1:0].

S1PS1~0	RXD1	TXD1				
0 0	P1.2	P1.3				
0 1	P7.1	P7.0				
1 0	P2.0	P2.1				
11	P3.4	P3.5				

## AUXR10: Auxiliary Register 10

SFR Page = 7 only

	••••••••••••••••••••••••••••••••••••••							
SFR Address = 0xA4 RESET = 1100-0000								
	7	6	5	4	3	2	1	0
	AC1HC0	AC0HC0	SPIPS1	SPIPS0	S0PS1	SPFACE	TWICF	PAA
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 7: AC1HC0, AC1 Hysteresis Control 0.

0: Disable Hysteresis input on AC1.

1: Enable Hysteresis input on AC1. Default is enabled.

Bit 6: AC0HC0, AC0 Hysteresis Control 0.

0: Disable Hysteresis input on AC0.

1: Enable Hysteresis input on AC0. Default is enabled.

Bit 5~4: SPIPS1~0, SPI Port pin Selection [1:0].

	Pin Options	SPIPS1~0	nSS	MOSI (SPID0)	MISO (SPID1)	SPICLK	SPID2	SPID3
Γ	0	0 0	P1.4	P1.5	P1.6	P1.7	P5.3	P5.4
	1	0 1	P4.3	P4.2	P4.1	P4.0	P3.6	P3.7
	2	10	P4.0	P4.1	P4.2	P4.3	P6.5	P5.7
	3	11	P4.3	P4.1	P4.2	P4.0	P6.5	P5.7

Bit 3: S0PS1, Serial Port 0 pin Selection 1. (Its function is illustrated at AUXR3.3, S0PS0)

Bit 2: SPFACE, SPIF Auto-Cleared Enable.

0: Disable, SPIF is only cleared by CPU software.

1: Enable. SPIF is also cleared by CPU read/write SPDAT operation.

Bit 1: TWICF, TWI0/I2C0 serial Clock input Filter.

0: Disable TWICF function.

1: Enable TWICF function.

Bit 0: PAA, Pre-Assert Acknowledge for TWI0/I2C0.

0: Disable PAA function.

1: Enable PAA function on DMA transfer with TWI0/I2C0 master RX and slave TX/RX.

#### AUXR11: Auxiliary Register 11

SFR Page	= 8 o	nly

SFR Address = 0xA4 RESET = 0000-0000							
7	6	5	4	3	2	1	0
I2C1CF	PAA1	I2C1PS1	I2C1PS0	0	POEM0	C0M0	C0OFS
R/W	R/W	R/W	R/W	W	R/W	R/W	R/W

Bit 7: I2C1CF, TWI1/I2C1 serial Clock input Filter.

0: Disable I2C1CF function.

1: Enable I2C1CF function.

Bit 6: PAA1, Pre-Assert Acknowledge for TWI1/I2C1.

0: Disable PAA1 function.

1: Enable PAA1 function on DMA transfer with TWI1/I2C1 master RX and slave TX/RX.

Bit 5~4: I2C1PS1~0, TWI1/I2C1 Port pin in Selection [1:0].

,							
I2C1PS1~0	TWI1_SCL	TWI1_SDA					
0 0	P4.2	P4.3					
0 1	P6.0	P6.1					
10	P6.5	P6.6					
11	P6.3	P6.2					

Bit 3: Reserved. Software must write "0" on these bits when AUXR11 is written.

Bit 2: POEM0, PCA0 POEn control 0.

0: POEn function is active immediately after CPU writing.

1: POEn function is aligned to PWM cycle.

Bit 1: C0M0, PCA0 Mode control 0.

0: Not support variable resolution on central aligned PWM.

1: Enable PCA0 to support variable resolution on central aligned PWM. To enable this function, the PCAE (PWMCR.7) also needs to be set.

Bit 0: C0OFS, PCA0 overflow flag selection when C0M0 is enabled.

0: CF is set on the bottom of PWM cycle.

1: CF is set on the top of PWM cycle.

## AUXR12: Auxiliary Register 12

SFR Page	= 9 only	

SFR Address	= 0xA4	RESET = 0000-0000						
7	6	5	4	3	2	1	0	
		<b>T0COBE</b>	<b>T0COAE</b>					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit 5: T0CKOB(=T0OR) output enable.

0: Disable T0CKOB output.

1: Enable T0CKOB output on P4.3.

Bit 4: T0CKOA(=T0OR) output enable. 0: Disable T0CKOA output.

1: Enable T0CKOA output on P4.0.

## AUXR13: Auxiliary Register 13

SFR Page	= Å only						
SFR Addres	s = 0xA4	RESET = 0000-0000					
7	6	5	4	3	2	1	0
0	S3PS0	0	S2PS0	0	T4FCS	T4PS1	T4PS0
W	R/W	W	R/W	W	R/W	R/W	R/W

Bit 6: S3PS0, Serial Port 3 pin Selection 0.

		-
S3PS0	RXD3	TXD3
0	P3.6	P3.7
1	P6.5	P6.6

Bit 4: S2PS0, Serial Port 2 pin Selection 0.

-			
	S2PS0	RXD2	TXD2
	0	P3.2	P3.3
	1	P6.7	P5.7

Bit 2: T4FCS, Reserved for chip test.

Bit 1~0: T4PS1~0, Timer 4 Port pin Selection [1:0].

T4PS1~0	T4/T4CKO	T4EX
0 0	P7.0	P7.1
0 1	P3.7	P3.6
1 0	P7.2	P5.0
11	P3.6	P3.7

#### AUXR14: Auxiliary Register 14

SFR Page	= B only						
SFR Address	SFR Address = 0xA4 RESET = 0000-0100						
7	6	5	4	3	2	1	0
ADLPS1	ADLPS0	0	0	RWPS0	AC2HC0	AC2OE	AC2FLT1
R/W	R/W	W	W	R/W	R/W	R/W	R/W

Bit 7~6: Port Selection of AD bus on EMB (off-chip MOVX cycle).

ADLPS1~0	
ADLPS1~0	AD[7:0]
0 0	P0.7~P0.0
0 1	P2.7~P2.0
10	P7.2~P7.0, P5.7, P6.7~P6.4
1 1	Reserved.

Bit 3: RWPS0, EMB nRD/nWR port selection.

RWPS0	nWR	nRD
0	P3.6	P3.7
1	P3.7	P3.6

Bit 2: AC2HC0, AC2 Hysteresis Control 0.

0: Disable Hysteresis input on AC2.

1: Enable Hysteresis input on AC2. Default is enabled.

Bit 1: AC2OE, AC2OUT output enable on port pin.

0: Disable AC2OUT output on port pin.

1: Enable AC2OUT output on P6.4.

Bit 0: AC0FLT1, AC0 output Filter control 1.

## SFRPI: SFR Page Index Register

SFR Page	= 0~F						
SFR Address	$= 0 \times AC$	RESET = xxxx-0000					
7	6	5	4	3	2	1	0
				IDX3	IDX2	IDX1	IDX0
W	W	W	W	R/W	R/W	R/W	R/W

Bit 7~4: Reserved. Software must write "0" on these bits when SFRPI is written.

## Bit 3~0: SFR Page Index.

IDX[3:0]	Selected Page
0000	Page 0
0001	Page 1
0010	Page 2
0011	Page 3
1111	Page F

## 35. Hardware Option

The MCU's Hardware Option defines the device behavior which cannot be programmed or controlled by software. The hardware options can only be programmed by a Universal Programmer, the "Megawin 8051 Writer U1" or the "Megawin 8051 ICE Adapter" (The ICE adapter also supports ICP programming function. Refer Section "36.5 In-Chip-Programming Function"). After whole-chip erased, all the hardware options are left in "disabled" state and there is no ISP-memory and IAP-memory configured. The MGEQ1C064 has the following Hardware Options:

## LOCK:

- ☑: Enabled. Code dumped on a universal Writer or Programmer is locked to 0xFF for security.
- □: Disabled. Not locked.

## **ISP-memory Space**:

The ISP-memory space is specified by its starting address. And, its higher boundary is limited by the Flash end address, i.e., **0xFFFF**. The following table lists the ISP space option in this chip. By default setting, **MGEQ1C064** ISP space is configured to **1.5K** that had been embedded Megawin proprietary COMBO ISP code to perform device firmware upgrade through Megawin 1-Line ISP protocol and COM port ISP.

ISP-memory Size	MGEQ1C064 ISP Start Address
7.5K bytes	E200
7.0K bytes	E400
6.5K bytes	E600
6.0K bytes	E800
5.5K bytes	EA00
5.0K bytes	EC00
4.5K bytes	EE00
4.0K bytes	F000
3.5K bytes	F200
3.0K bytes	F400
2.5K bytes	F600
2.0K bytes	F800
1.5K bytes	FA00
1.0K bytes	FC00
0.5K bytes	FE00
No ISP Space	

#### HWBS:

☑: Enabled. When powered up, MCU will boot from ISP-memory if ISP-memory is configured.

□: Disabled. MCU always boots from AP-memory.

## HWBS2:

☑: Enabled. Activating the RST-pin can induce MCU to boot from ISP-memory if ISP-memory is configured.

□: Disabled. Where MCU boots from is determined by HWBS.

## IAP-memory Space:

The IAP-memory space specifies the user defined IAP space. The IAP-memory Space can be configured by hardware option or MCU software by modifying IAPLB. By default, it is configured to **1K** bytes.

## BO1S10, BO1S00:

☑,☑: Select BOD1 to detect 2.0V.

- $\square,\square$ : Select BOD1 to detect 2.4V.
- □, I: Select BOD1 to detect 3.7V.
- $\Box$ , $\Box$ : Select BOD1 to detect 4.2V.

## BO0REO:

☑: Enabled. BOD0 will trigger a RESET event to CPU on AP program start address. (1.7V) □: Disabled. BOD0 can not trigger a RESET to CPU.

#### **BO1REO:**

☑: Enabled. BOD1 will trigger a RESET event to CPU on AP program start address. (4.2V, 3.7V, 2.4V or 2.0V) □: Disabled. BOD1 can not trigger a RESET to CPU.

#### WRENO:

- ☑: Enabled. Set WDTCR.WREN to enable a system reset function by WDTF.
- □: Disabled. Clear WDTCR.WREN to disable the system reset function by WDTF.

#### NSWDT: Non-Stopped WDT

- ☑: Enabled. Set WDTCR.NSW to enable the WDT running in power down mode (watch mode).
- □: Disabled. Clear WDTCR.NSW to disable the WDT running in power down mode (disable Watch mode).

#### HWENW: Hardware loaded for "ENW" of WDTCR.

- ☑: Enabled. Enable WDT and load the content of WRENO, NSWDT, HWWIDL and HWPS2~0 to WDTCR after power-on.
- □: Disabled. WDT is not enabled automatically after power-on.

## HWWIDL, HWPS2, HWPS1, HWPS0:

When HWENW is enabled, the content on these four fused bits will be loaded to WDTCR SFR after power-on.

#### WDSFWP:


- ☑: Enabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, will be write-protected.
- □: Disabled. The WDT SFRs, WREN, NSW, WIDL, PS2, PS1 and PS0 in WDTCR, are free for writing of software.

## **36. Application Notes**

## **36.1. Power Supply Circuit**

To have the **MGEQ1C064** work with power supply varying from 2.4V to 5.5V, adding some external decoupling and bypass capacitors is necessary, as shown in Figure 36–1.

## Figure 36–1. Power Supplied Circuit





## 36.2. Reset Circuit

Normally, the power-on reset can be successfully generated during power-up. However, to further ensure the MCU a reliable reset during power-up, the external reset is necessary. Figure 36-2 shows the external reset circuit, which consists of a capacitor C_{EXT} connected to VDD (power supply) and a resistor R_{EXT} connected to VSS (ground).

In general, R_{EXT} is optional because the RST pin has an internal pull-down resistor (R_{RST}). This internal diffused resistor to VSS permits a power-up reset using only an external capacitor C_{EXT} to VDD.

See Section "37.2 DC Characteristics" for R_{RST} value.





## 36.3. XTAL Oscillating Circuit

To achieve successful and exact oscillating (up to 24MHz), the capacitors C1 and C2 are necessary, as shown in Figure 36–3. Normally, C1 and C2 have the same value. Table 36–1 lists the C1 & C2 value for the different frequency crystal application.

Figure 36–3. XTAL Oscillating Circuit




Table 36-1. Reference Capacitance of C1 & C2 for crystal oscillating circuit

Crystal	C1, C2 Capacitance ¹
16MHz ~ 25MHz	10pF
6MHz ~ 16MHz	15pF
2MHz ~ 6MHz	33pF
32768Hz	7pF

Note 1: These capacitance value is for reference only. The load capacitance value might be different, it depends on the crystal's feature.

## 36.4. ICP and OCD Interface Circuit

**MGEQ1C064** devices include an on-chip Megawin proprietary debug interface to allow In-Chip-Programming (ICP) and in-system On-Chip-Debugging (OCD) with the production part installed in the end application. The ICP and OCD share the same interface to use a clock signal (ICP_SCL/OCD_SCL) and a bi-directional data signal (ICP_SDA/OCD_SDA) to transfer information between the device and a host system.


The ICP interface allows the ICP_SCL/ICP_SDA pins to be shared with user functions so that In-Chip Flash Programming function could be performed. This is practicable because ICP communication is performed when the device is in the halt state, where the on-chip peripherals and user software are stalled. In this halted state, the ICP interface can safely 'borrow' the ICP_SCL (P4.4) and ICP_SDA (P4.5) pins. In most applications, external resistors are required to isolate ICP interface traffic from the user application. A typical isolation configuration is shown in Figure 36–4.

# It is strongly recommended to build the ICP interface circuit on target system. It will reserve the whole capability for software programming and device options configured.

After power-on, the P4.4 and P4.5 of **MGEQ1C064** are configured to OCD_SCL/OCD_SDA for in-system On-Chip-Debugging function. This is possible because OCD communication is typically performed when the CPU is in the halt state, where the user software is stalled. In this halted state, the OCD interface can safely 'use' the OCD_SCL (P4.4) and OCD_SDA (P4.5) pins. As mentioned ICP interface isolation in Figure 36–4, external resistors are required to isolate OCD interface traffic from the user application.

If user gives up the OCD function, software can configure the OCD_SCL and OCD_SDA to port pins: P4.4 and P4.5 by clearing OCDE on bit 0 of DCON0. When user would like to regain the OCD function, user can predict an event that triggers the software to switch the P4.4 and P4.5 back to OCD_SCL and OCD_SDA by setting OCDE as "1". Or "Erase" the on-chip flash by ICP which cleans the user software to stop the port pins switching.

Figure 36–4. ICP and OCD Interface Circuit



## 36.5. In-Chip-Programming Function

The ICP, like the traditional parallel programming method, can be used to program anywhere in the MCU, including the Flash and MCU's Hardware Option. And, owing to its dedicated serial programming interface (via the On-Chip Debug path), the ICP can update the MCU without removing the MCU chip from the actual end product, just like the ISP does.


The proprietary 6-pin "MLink" and "Megawin 8051 ICE Adapter" can support the In-Circuit Programming of MGEQ1C064. "MLink" and "Megawin 8051 ICE Adapter" has the in-system storage to store the user program code and device options. So, the tools can perform a portable and stand-alone programming without a host on-line, such as connecting the tool to PC. Following lists the features of the ICP function:


## Features


- No need to have a loader program pre-programmed in the target MCU.
- Dedicated serial interface; no port pin is occupied.
- The target MCU needn't be in running state; it just needs to be powered.
- Capable of portable and stand-alone working without host's intervention.

The above valuable features make the ICP function very friendly to the user. Particularly, it is capable of stand-alone working after the programming data is downloaded. This is especially useful in the field without a PC. The system diagrams of the ICP function for the stand-alone programming are shown in Figure 36–5 and Figure 36–6. Only **five** pins are used for the ICP interface: the SDA line and SCL line function as serial data and serial clock, respectively, to transmit the programming data from the 6-pin "MLink" and "Megawin 8051 ICE Adapter" to the target MCU; the RST line to halt the MCU, and the VCC & GND are the power supply entry of the 6-pin "Megawin 8051 ICE Adapter" to download the programming application. The USB connector can be directly plugged into the PC's USB port to download the programming data from PC to the 6-pin "MLink" and "Megawin 8051 ICE Adapter".

## Figure 36–5. Stand-alone programming via ICP32 (MLink)







## 36.6. On-Chip-Debug Function

The **MGEQ1C064** is equipped with a Megawin proprietary On-Chip Debug (OCD) interface for In-Circuit Emulator (ICE). The OCD interface provides on-chip and in-system non-intrusive debugging without any target resource occupied. Several operations necessary for an ICE are supported, such as Reset, Run, Stop, Step, Run to Cursor and Breakpoint Setting.

Using the OCD technology, Megawin provides the "MLink" and "Megawin 8051 OCD ICE" for the user, as shown in Figure 36–7 and Figure 36–8. The user has no need to prepare any development board during developing, or the socket adapter used in the traditional ICE probe. All the thing the user needs to do is to reserve a 6-pin connector on the system for the dedicated OCD interface: P3.0, RST, VCC, OCD_SDA, OCD_SCL and GND as shown in Figure 36–7 and Figure 36–8.


In addition, the most powerful feature is that it can directly connect the user's target system to the Keil 8051 IDE software for debugging, which directly utilizes the Keil IDE's dScope-Debugger function. Of course, all the advantages are based on your using Keil 8051 IDE software.


Note: "Keil" is the trade mark of "Keil Elektronik GmbH and Keil Software, Inc.".


#### Features

- Megawin proprietary OCD (On-Chip-Debug) technology
- On-chip & in-system real-time debugging
- 5-pin dedicated serial interface for OCD, no target resource occupied
- Directly linked to the debugger function of the Keil 8051 IDE Software
- USB connection between target and host (PC)
- Helpful debug actions: Reset, Run, Stop, Step and Run to Cursor
- Programmable breakpoints, up to 4 breakpoints can be inserted simultaneously
- Several debug-helpful windows: Register/Disassembly/Watch/Memory Windows
- Source-level (Assembly or C-language) debugging capability

#### Figure 36–7. System Diagram for the MLink ICE Function







Note: For more detailed information about the OCD ICE, please feel free to contact Megawin.

# **37. Electrical Characteristics**

## 37.1. Absolute Maximum Rating

Parameter	Rating	Unit
Ambient temperature under bias	-40 ~ +105	°C
Storage temperature	-65 ~ + 150	°C
Voltage on any Port I/O Pin or RST with respect to VSS	-0.5 ~ VDD + 0.5	V
Voltage on VDD with respect to VSS	-0.5 ~ +6.0	V
Maximum total current through VDD and VSS	200	mA
Maximum output current sunk by any Port pin	40	mA

*Note: stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## **37.2. DC Characteristics**

Symbol	Parameter	Parameter Test Condition Limits				Test Condition Limits			Unit
Symbol	Faialletei		min	typ	max				
	Inp	ut/ Output Characteristics							
VIH1	Input High voltage (All I/O Ports)	Except P6.0, P6.1	0.6			VDD			
V _{IH2}	Input High voltage (RST, P6.0, P6.1)		0.75			VDD			
VIL1	Input Low voltage (All I/O Ports)	Except P6.0, P6.1			0.15	VDD			
VIL2	Input Low voltage (RST, P6.0, P6.1)				0.2	VDD			
I _{IH}	Input High Leakage current (All I/O Ports) (2) (3)	V _{PIN} = VDD		0	±1	uA			
I _{IL1}	Logic 0 input current (P3 in quasi-mode) ^{(2) (3)}	V _{PIN} = 0.4V		20	30	uA			
I _{IL2}	Logic 0 input current (All Input only or open-drain Ports) ^{(2) (3)}	V _{PIN} = 0.4V		0	1	uA			
		V _{PIN} =5.5V		160	390				
H2L	Logic 1 to 0 input transition	VPIN =5V		140	280	uA			
	current (P3 in quasi-mode) ⁽²⁾⁽³⁾	VPIN =3.3V		55	110				
	Output High current (P3 in quasi-		-250	-255		uA			
IOH1	Mode) ^{(2) (3)}	VDD=3.3V; V _{PIN} =2.4V	-70	-72		uA			
	Output High current (All push-	VDD=5V; V _{PIN} =2.4V	-33	-34.5		mA			
Юн2	pull output ports) ^{(2) (3)}	VDD=3.3V; V _{PIN} =2.4V	-9.5	-10.5		mA			
	Output High current (All push-	VDD=5V; V _{PIN} =2.4V	-13	-13.4		mA			
Іонз	pull output ports on low driving strength, except RST Pin) ^{(2) (3)}	VDD=3.3V; V _{PIN} =2.4V	-4.0	-4.2		mA			
_	Output Low current (All I/O	VDD=5V; V _{PIN} =0.4V	24.0	25.0		mA			
OL1	Ports) ^{(2) (3)}	VDD=3.3V; VPIN =0.4V	17.0	18.0		mA			
	Output Low current (All push-pull		3.2	3.3		mA			
I _{OL2}	output ports on low driving strength, except RST Pin) ^{(2) (3)}	VDD=3.3V; V _{PIN} =0.4V	2.3	2.36		mA			
_	Internal Very Weak pull-up	VDD=5V		275		Kohm			
Rvery_Weak	resistance	VDD=3.3V		470		Kohm			
	Internal Very Weak pull-up	VDD=5V		11		Kohm			
Rweak	resistance	VDD=3.3V		19.5		Kohm			
		VDD=5V		123					
	Internal react pull down	VDD=4.5V		138					
Rrst	Internal reset pull-down	VDD=4.3V VDD=3.3V		203		Kohm			
	resistance					_			
		VDD=2.7V		270					
	1	Power Consumption			1	1			
I _{OP1}	Normal mode operating current	CPUCLK=SYSCLK = 36MHz @ IHRCO with PLL	8.5	8.6	TBD	mA			
I _{OP2}		CPUCLK=SYSCLK = 32MHz @ IHRCO with PLL	7.5	8	TBD	mA			
I _{OP3}		CPUCLK=SYSCLK = 24MHz @ IHRCO with PLL	6.7	6.8	TBD	mA			
IOP4		CPUCLK=SYSCLK = 12MHz @ IHRCO	4.7	4.8	TBD	mA			
I _{OP5}		CPUCLK=SYSCLK = 12MHz @ IHRCO, VDD = 5V with ADC 400K sps		6.5	TBD	mA			
I _{OP6}		CPUCLK=SYSCLK = 24MHz @ IHRCO with PLL, VDD = 5V with ADC 800K sps		8.5	TBD	mA			
IOPS1	Slow mode operating current	CPUCLK=SYSCLK = 12MHz/128 @ IHRCO (SFR HSE=0)		0.45		mA			
IDLE1	Idle mode operating current	SYSCLK = 12MHz @ IHRCO		1.34		mA			

IIDLE2		SYSCLK = 12MHz/128 @ IHRCO (SFR HSE=0)		0.42		mA		
IDLE3		SYSCLK = 32KHz @ ILRCO		58		uA		
Isub1	Sub-clock mode operating current	SYSCLK = 32KHz @ ILRCO, BOD1 disabled		51		uA		
I _{SUB2}		SYSCLK = 32KHz/128 @ ILRCO, BOD1 disabled		40		uA		
Iwat	Watch mode operating current	WDT = 32KHz @ ILRCO in PD mode		7.8		uA		
IMON1	Monitor Mode operating current	BOD1 enabled in PD mode		12.5		uA		
IRTC1	RTC Mode operating current	RTC operating in PD mode, VDD = 5.0V		5.5		uA		
IPD1	Power down mode current			3.2		uA		
	BC	D0/BOD1 Characteristics						
VBOD0	BOD0 detection level	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		1.7		V		
VBOD10	BOD1 detection level for 2.0V	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		2.0		V		
V _{BOD10}	BOD1 detection level for 2.4V	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		2.37		V		
VBOD11	BOD1 detection level for 3.7V	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		3.7		V		
VBOD11	BOD1 detection level for 4.2V	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$		4.2		V		
IBOD1	BOD1 Power Consumption	T _A = +25°C, VDD=5.0V T _A = +25°C, VDD=3.3V		6.8 5.2		uA		
Operating Condition								
V _{PSR}	Power-on Slope Rate	$T_{A} = -40^{\circ}C$ to +85°C	0.05			V/ms		
V _{POR1}	Power-on Reset Valid Voltage	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			0.1	V		
V _{OP1}	CPU Operating Speed 0-36MHz	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$	2.7		5.5	V		
V _{OP2}	CPU Operating Speed 0-24MHz	$T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$	2.4		5.5	V		

⁽¹⁾ Data based on characterization results, not tested in production.

⁽²⁾ I/O under Quasi-Bidirectional mode, when input voltage High transfer to Low and across the threshold voltage, the internal "Weak" pull up will be turn off. I_{H2L} indicates the current near the threshold voltage. Please reference "Figure 14–1. Port 3 Quasi-Bidirectional I/O".

⁽³⁾ All current flowing into the chip has a positive value, and current flowing out of the chip has negative value.


## **37.3. External Clock Characteristics**

			Osci	llator		
Symbol	ol Parameter		I Mode	ECKI	Mode	Unit
		Min.	Max	Min.	Мах	
1/tclcl	Oscillator Frequency	0.032	25	0	25	MHz
1/tclcl	Oscillator Frequency (VDD = 2.4V ~ 5.5V)	0.032	12	0	12	MHz
tclcl	Clock Period	41.6		27.7		ns
tснсх	High Time	0.4T	0.6T	0.4T	0.6T	t _{CLCL}
tcLcx	Low Time	0.4T	0.6T	0.4T	0.6T	tclcl
t _{CLCH}	Rise Time		5		5	ns
<b>t</b> CHCL	Fall Time		5		5	ns

$VDD = 2.4V \sim 5.5V$ ,	$VSS = 0V T_{A} = -40$	$^{\circ}$ C to +105 $^{\circ}$ C	unless	otherwise	specified
$VDD = 2.4V \approx 0.0V$	100 - 00, 1A - 40		unicoo	0110110130	specificu

Note: Data guaranteed by design, not tested in production.

## Figure 37–1. External Clock Drive Waveform



## **37.4. IHRCO Characteristics**

Parameter	Test Condition		Unit		
Falameter	Test condition	min	typ	max	
Supply Voltage		2.4		5.5	V
IHRCO Frequency	$T_{A} = +25^{\circ}C, AFS = 0$		12		MHz
INKCO Frequency	T _A = +25°C, AFS = 1		11.059		MHz
IHRCO Frequency Deviation	TA = +25°C	-1.0		+1.0	%
(factory calibrated)	$TA = -40^{\circ}C$ to $+105^{\circ}C$	-2.0		+2.0	%
IHRCO Start-up Time	TA = -40°C to +105°C			32(1)	us
IHRCO Power Consumption	TA = +25°C, VDD=5.0V		350 ⁽¹⁾		uA

⁽¹⁾ Data based on characterization results, not tested in production.

## **37.5. ILRCO Characteristics**

Parameter	Test Condition		Unit		
Farameter	Test Condition	min	typ	max	
Supply Voltage		2.4		5.5	V
ILRCO Frequency	TA = +25°C		32		KHz
	TA = +25°C	-8		+8	%
ILRCO Frequency Deviation	$TA = -40^{\circ}C$ to $+105^{\circ}C$	-15		+15	%

Note: Data based on characterization results, not tested in production.

## **37.6. CKM Characteristics**

Parameter	Test Condition		Unit		
Farameter	Test Condition	min	typ	max	
Supply Voltage	TA = -40°C to +105°C	2.4		5.5	V
Clock Input Range	TA = -40°C to +105°C	4.5(1)		6.5 ⁽¹⁾	MHz
CKM Start-up Time	TA = -40°C to +105°C	30(2)		100 ⁽²⁾	us
CKM Dower Consumption	TA = +25°C, VDD=5.0V, CKM = 96MHz		350		
CKM Power Consumption	TA = +25°C, VDD=5.0V, CKM = 144MHz		450		uA

Note: ⁽¹⁾ Data guaranteed by design, not tested in production. ⁽²⁾ Data based on characterization results, not tested in production.

## **37.7. Flash Characteristics**

Parameter	Test Condition		Unit		
Farameter	Test condition	min	typ	max	
Supply Voltage	$TA = -40^{\circ}C$ to $+105^{\circ}C$	2.4		5.5	V
Flash Write (Erase/Program) Voltage	TA = -40°C to +105°C	2.4		5.5	V
Flash Erase/Program Cycle	TA = -40°C to +105°C	20,000			times
Flash Data Retention	TA = +25°C	100			year

Note: Data guaranteed by design, not tested in production.

## 37.8. ADC Characteristics

VDD=5.0V, T_A= -40°C ~ +105°C unless otherwise specified

<b>D</b>		Limits		Unit	
Parameter	Test Condition	min	typ	max	
Supply Voltage		2.4		5.5	V
Resolution			12		bits
	<b>DC Accuracy</b> T _A = 25°C				
	VDD = VREF+ ≥ 5V, 983K sps	-2.4		2.5	
late and New York and the	$VDD = VREF + \ge 2.4V, 533K sps$	-2.3		3.0	
Integral Nonlinearity	VDD = VREF+ ≥ 5V, 400K sps	-2.1		1.7	LSB
	VDD = 5.0V, VREF+ = 2.4V, 800K sps	-2.5		2.7	
	VDD = VREF+ ≥ 5V, 983K sps	-1.0		1.4	
Differential Merilinearity	$VDD = VREF + \ge 2.4V, 533K sps$	-1.0		1.6	
Differential Nonlinearity	VDD = VREF+ ≥ 5V, 400K sps	-1.0		1.2	LSB
	VDD = 5.0V, VREF+ = 2.4V, 800K sps	-1.0		2.1	2.1
Offset Error	VDD= 2.4V~5.5V	-2		+2	LSB
	<b>DC Accuracy</b> T _A = -40°C ~ +105°C				
	VDD = VREF+ ≥ 5V, 983K sps	-2.8		4.0	
	$VDD = VREF + \ge 2.4V, 533K sps$	-2.8		4.2	-
Integral Nonlinearity	$VDD = VREF + \ge 5V, 400K \text{ sps}$	-2.5		2.4	LSB
	VDD = 5.0V, VREF + = 2.4V, 800K sps	-3.4		4.0	-
	$VDD = VREF + \ge 5V, 983K \text{ sps}$	-1.0		2.4	
	$VDD = VREF + \ge 2.4V$ , 533K sps	-1.0		1.8	-
Differential Nonlinearity	$VDD = VREF + \ge 5V$ , 400K sps	-1.0			.6 LSB
		-1.0		2.1	
Offset Error	VDD = 5.0V, VREF+ = 2.4V, 800K sps VDD= 2.4V~5.5V	-1.0		+4	LSB
Oliset Elloi	Conversion Rate	-4		74	LOD
SAR Conversion Clock	Conversion Nate		30		MHz
Conversion Time in SAR Clocks			30		clocks
	VDD = VREF+ ≥ 5V, 983K sps		00	983	01001(3
Suggested Conversion Rate	$VDD = VREF + \ge 2.4V$ , 533K sps			533	K sps
	VDD = 5.0V, VREF + = 2.4V, 800K sps			800	11 305
	Analog Inputs			000	
Input Voltage Range	Single Ended (AIN+ – GND)	0		VDD	V
CADC Input Capacitance	Single Ended (Ant - OND)	0	4	6	pF
	VDD = 5V		327	0	Ω
	VDD = 4.2V		369		Ω
Input Compling quitch registeres	VDD = 4.2V VDD = 3.3V				
Input Sampling switch resistance			447		Ω
	$\frac{\text{VDD} = 2.7\text{V}}{\text{VDD} = 2.4\text{V}}$		541		Ω
	VDD = 2.4V		613		Ω
	Switch Channel Stable Time		•		1
Original pin and Target pin voltage			0		-
switch between VDD or GND	CH0(GND)→CH1(VDD)		0		-
Original pin voltage = VDD switch	CH0(VDD)→CH1(51K Pulldown)		3.63		-
to target pin with pulldown resistor			0.55		
Original pin voltage = GND switch to target pin with Pullup resistor	$CHO(GND) \rightarrow CHI(STK Pullup)$ CHO(GND) $\rightarrow CHI(10K Pullup)$		5.94 0.63		us
Original pin voltage = VDD switch to resistor divider (VDD/2)	CH0(VDD)→CH1(VDD/2 [,] 51K resistor divider) CH0(VDD)→CH1(VDD/2 [,] 10K resistor divider)		2.11 0.38		
	$CH0(VDD) \rightarrow CH1(VDD/2, 10K resistor divider)$ CH0(GND) $\rightarrow$ CH1(VDD/2, 51K resistor divider)		3.86		
to resistor divider (VDD/2)	$CH0(GND) \rightarrow CH1(VDD/2, 31K resistor divider)$ CH0(GND) $\rightarrow$ CH1(VDD/2, 10K resistor divider)		0.52		1
	Power Consumption		0.52		
	ADPS<1:0>=00		1 65		
	ADPS<1:0>=00 ADPS<1:0>=01		1.65		4
Power Supply Current	ADPS<1:0>=01 ADPS<1:0>=10		1.63 1.60		mA
	ADPS<1:0>=10 ADPS<1:0>=11		1.50		1
A	וו-געוואס ועהן		1.00		

Note: Data based on characterization results, not tested in production.

## **37.9. IVR Characteristics**

VDD=5.0V±10%, VSS=0V, T_A =-40°C to +105°C, C_{LOAD}=4.7upF/0.1ohm-ESR unless otherwise specified

Parameter	Test Condition	Limits			Unit
Farameter	Test Condition	Min.	Тур.	Max.	
	Supply Range				
Supply Voltage		2.4	5.0	5.5	V
Operation Current	VDD = VREF + = 5V		50	54	uA
	DC Accuracy				
Output Supply Voltage	-40°C ~ +85°C	1.37	1.4	1.43	V
Voltage Spread from $T_A = 25^{\circ}C$ over the whole temperature range	VDD = 3.3V±10mV	-7		+8	mV

Note: Data based on characterization results, not tested in production.

# **37.10.** Analog Comparator AC0/AC1/AC2 Characteristics VDD=5.0V, $T_A=-40^{\circ}C \sim +85^{\circ}C$ unless otherwise specified

Parameter	Test Condition		Limits		Unit
		Min.	Тур.	Max.	
Supply Voltogo	Supply Range	2.4	5.0	EE	\/
Supply Voltage	Normal Power State	2.4	5.0 16	5.5	V uA
Operation Current	Low Power State		1.1		uA
R-Ladder (32 levels)	VDD= 5.0V		90		uA
R-Ladder (24 levels)	VDD= 5.0V		120		uA
	DC Accuracy				
Input Voltage Range	Rail to Rail	50		VDD-50	mV
Input Offset Voltage-AC0	VDD= 5.0V		1.7	11	mV
(Normal Mode)	VDD= 3.0V		2.3	9	mV
Input Offset Voltage-AC1	VDD= 5.0V		3	28	mV
(Normal Mode)	VDD= 3.0V		4	24	mV
Input Offset Voltage-AC2	VDD= 5.0V		5	27	mV
(Normal Mode)	VDD= 3.0V		3.7	26	mV
Input Offset Voltage-AC0	VDD= 5.0V		2	31	mV
Low Power Mode)	VDD= 3.0V		1.8	25	mV
Input Offset Voltage-AC1 (Low Power Mode)	VDD= 5.0V		2	37	mV
	VDD= 3.0V		3.8	31	mV
Input Offset Voltage-AC2 (Low Power Mode)	VDD= 5.0V		6	46	mV
	VDD= 3.0V		5	47	mV
Input Common Mode Voltage		50		VDD-50	mV
Comparator Hysteresi-AC0	VDD= 5.0V		10	30	
(Normal Mode)	VDD= 3.0V		11	33	mV
Comparator Hysteresi-AC1	VDD= 5.0V		9	32	
(Normal Mode)	VDD= 3.0V		10	34	mV
Comparator Hysteresi-AC2	VDD= 5.0V		8	30	
(Normal Mode)	VDD= 3.0V		9	32	mV
Comparator Hysteresi-AC0	VDD= 5.0V		5	16	
(Low Power Mode)	VDD= 3.0V		6	17	mV
Comparator Hysteresi-AC1	VDD= 5.0V		3	16	mV
(Low Power Mode)	VDD= 3.0V		3	18	IIIV
Comparator Hysteresi-AC2	VDD= 5.0V		3	16	mV
(Low Power Mode)	VDD= 3.0V		3	18	111 V
Response Time (Normal mode)	$\label{eq:result} \begin{split} \text{Rising}(V_{\text{DD}} = 5\text{V},  \text{Ta} = 25^{\circ}\text{C}, \\ V_{\text{OD}} = 50\text{mV},  V_{\text{CM}} < 50\text{mV}  ) \end{split}$	110		150	ns
	Falling( $V_{DD} = 5V$ , Ta = 25°C, $V_{OD}$ =50mV, $V_{CM}$ < 50mV)	180		320	ns

		-			
	$      Rising(V_{DD} \ge 3V, \\ V_{OD}=100mV, 0.5V \le V_{CM} \le \\ VDD-0.5V) $	80		150	ns
	Falling( $V_{DD} \ge 3V$ , $V_{OD}=100mV$ , 0.5 $V \le V_{CM} \le VDD-0.5V$ )	85		140	ns
	$      Rising(V_{DD} \ge 3V, \\ V_{OD}=100mV, V_{CM} < 0.5V, \\ V_{CM} > 4V) $	100		185	ns
	Falling( $V_{DD} \ge 3V$ , $V_{OD}=100$ mV, $V_{CM} < 0.5$ V, $V_{CM} > 4$ V)	110		170	ns
	$\frac{\text{Rising}(V_{DD} = 5\text{V}, \text{Ta} = 25^{\circ}\text{C},}{V_{OD}=50\text{mV}, V_{CM} < 50\text{mV}}$	1.2		1.7	us
	Falling(V _{DD} = 5V, Ta = 25°С, V _{OD} =50mV, V _{CM} < 50mV)	1.5		6.3	us
	Rising(V _{DD} ≥ 3V, V _{OD} =100mV, 0.5V ≤ V _{CM} ≤ VDD-0.5V)	0.48		2.1	us
Response Time (Low Power mode)	Falling( $V_{DD} \ge 3V$ , $V_{OD}=100mV$ , 0.5 $V \le V_{CM} \le VDD-0.5V$ )	0.44		1.60	us
	Rising( $V_{DD} ≥ 3V$ , $V_{OD}=100mV$ , $V_{CM} < 0.5V$ , $V_{CM} > 4V$ )	0.50		1.75	us
	Falling(V _{DD} ≥ 3V, V _{OD} =100mV, V _{CM} < 0.5V, V _{CM} > 4V)	0.52		2.70	us
Power on Time (from Power-down)	Normal mode (V _{DD} = 5V, SYSCLK = CPUCLK = 12MHz)		3		us
	Low power mode (V _{DD} = 5V, SYSCLK = CPUCLK = 12MHz)		75		us

Note: Data based on characterization results, not tested in production.


## 37.11. Serial Port Timing Characteristics

Symbol	Decometer	URM0)	<b>(</b> 3 = 0	URM0X3 = 1		l lm it
	Parameter	Min.	Max	Min.	Мах	Unit
txLxL	Serial Port Clock Cycle Time	12T		4T		TSYSCLK
tqvxн	Output Data Setup to Clock Rising Edge	10T-20		2T-20		ns
tхнох	Output Data Hold after Clock Rising Edge	T-10		T-10		ns
tхнdх	Input Data Hold after Clock Rising Edge	5		5		ns
txhdv	Clock Rising Edge to Input Data Valid		2T-10		2T-10	ns

VDD = $5.0V \pm 10\%$ , VSS = $0V$ , T _A = $-40^{\circ}C$ to $+105^{\circ}C$ , unless otherwise speci
------------------------------------------------------------------------------------------------------------------

Note: Data guaranteed by design, not tested in production.

## Figure 37–2. Shift Register Mode Timing Waveform




## 37.12. SPI Timing Characteristics

Symbol	Parameter	Min	Max	Units
Master Mo	de Timing			•
1/( tмскн +	SPI Clock Frequency @VDD = 3.0V ~ 5.5V		24	MHz
t _{MCKL} )	SPI Clock Frequency @VDD = 2.4V ~ 3.0V		16	MHz
tмскн	SPICLK High Time	1T		TSYSCLK
<b>t</b> MCKL	SPICLK Low Time	1T		TSYSCLK
t _{MIS}	MISO Valid to SPICLK Sample Edge	10		ns
tмін	SPICLK Shift Edge to MISO Change	0		ns
tмон	SPICLK Shift Edge to MOSI Change		10	ns
Slave Mode	e Timing			
//+	SPI Clock Frequency @VDD = 3.0V ~ 5.5V		16	MHz
1/(tскн + tскц	SPI Clock Frequency @VDD = 2.4V ~ 3.0V		12	MHz
tse	nSS Falling to First SPICLK Edge	2T		TSYSCLK
tsp	Last SPICLK Edge to nSS Rising	2T		TSYSCLK
t _{SEZ}	nSS Falling to MISO Valid		4T	TSYSCLK
t _{SDZ}	nSS Rising to MISO High-Z		4T	TSYSCLK
tскн	SPICLK High Time	2T		TSYSCLK
t _{CKL}	SPICLK Low Time	2T		TSYSCLK
tsis	MOSI Valid to SPICLK Sample Edge	1T		TSYSCLK
tsıн	SPICLK Sample Edge to MOSI Change	1T		TSYSCLK
t _{SOH}	SPICLK Shift Edge to MISO Change		2T	TSYSCLK
tslh	Last SPICLK Edge to MISO Change (CPHA = 1 ONLY)	1T	2Т	Tsysclk


VDD = 5.0V $\pm$ 10%, VSS = 0V, T_A = -40 °C to +105 °C, unless otherwise specified


Note: Data guaranteed by design, not tested in production.

## Figure 37–3. SPI Master Transfer Waveform with CPHA=0



## Figure 37-4. SPI Master Transfer Waveform with CPHA=1









Figure 37-6. SPI Slave Transfer Waveform with CPHA=1



## 37.13. EMB Timing Characteristics

Under operating conditions, load capacitance for all outputs = 30pF.  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , VDD= $3.0V \sim 5.5V$ , VSS=0VT: Clock Cycle N: Clock number of Read/Write Pulse Width Stretch, N =  $0T \sim 7T$ L: Clock number of Read/Write pulse Setup/Hold Stretch. L =  $0T \sim 1T$ 

Symbol	Parameter	Min	Max	Unit
1/t _{CLCL}	CPUCLK Frequency (CPU MOVX cycle)		36	MHz
TACLCL	SYSCLK Frequency (DMA MOVX cycle)		48	IVITZ
<b>t</b> rlrh	nRD Pulse Width	T+N-10		ns
<b>t</b> wlwh	nWR Pulse Width	T+N-10		ns
<b>t</b> dvrh	Valid Data In to nRD High		10	ns
<b>t</b> RHDX	Data Hold After nRD	0		ns
<b>t</b> RHDZ	Data Float After nRD		10	ns
twнqx	Data Hold After nWR	T+L-10		ns
tqvwн	Data Valid to nWR High	2T+L+N-10		ns
tqvwx	Data Valid to nWR High to Low Transition	T+L-10		ns

Note: Data guaranteed by design, not tested in production.

**Explanation of Symbols** Each timing symbol has 5 characters. The first character is always a 't' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

C: Clock

D: Input data


- H: Logic level HIGH
- L: Logic level LOW or ALE
- X: No longer a valid logic level

ey stand for. Q: Output data R: nRD signal t: Time V: Valid W: nWR signal Z: High Impedance (Float)


## For example:

t_{RLRH} = nRD Pulse Width

## Figure 37–7. EMB Read Cycle (no address phase)



## Figure 37-8. EMB Write Cycle (no address phase)



# 38. Instruction Set

Table 38–1. Instruction Set

MNEMONIC	DESCRIPTION	BYTE	EXECUTION Cycles
DATA TRASFER			
MOV A,Rn	Move register to Acc	1	1
MOV A, direct	Move direct byte to Acc	2	2
MOV A,@Ri	Move indirect RAM to Acc	1	2
MOV A,#data	Move immediate data to Acc	2	2
MOV Rn,A	Move Acc to register	1	2
MOV Rn,direct	Move direct byte to register	2	4
MOV Rn,#data	Move immediate data to register	2	2
MOV direct,A	Move Acc to direct byte	2	3
MOV direct,Rn	Move register to direct byte	2	3
MOV direct, direct	Move direct byte to direct byte	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	2	4
MOV direct,#data	Move immediate data to direct byte	3	3
MOV @Ri,A	Move Acc to indirect RAM	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	2	3
MOV @Ri,#data	Move immediate data to indirect RAM	2	3
MOV DPTR,#data16	Load DPTR with a 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to Acc	1	4
MOVC A,@A+PC	Move code byte relative to PC to Acc	1	4
MOVX A,@Ri	Move on-chip auxiliary RAM(8-bit address) to Acc	1	3
MOVX A,@DPTR	Move on-chip auxiliary RAM(16-bit address) to Acc	1	3
MOVX @Ri,A	Move Acc to on-chip auxiliary RAM(8-bit address)	1	3
MOVX @DPTR,A	Move Acc to on-chip auxiliary RAM(16-bit address)	1	3
MOVX A,@Ri	Move external RAM(8-bit address) to Acc	1	3 ~ 12*Note1
MOVX A,@DPTR	Move external RAM(16-bit address) to Acc	1	3 ~ 12* _{Note1}
MOVX @Ri,A	Move Acc to external RAM(8-bit address)	1	3 ~ 12*Note1
MOVX @DPTR,A	Move Acc to external RAM(16-bit address)	1	3 ~ 12*Note1
PUSH direct	Push direct byte onto Stack	2	4
POP direct	Pop direct byte from Stack	2	3
XCH A,Rn	Exchange register with Acc	1	3
XCH A,direct	Exchange direct byte with Acc	2	4
XCH A,@Ri	Exchange indirect RAM with Acc	1	4
XCHD A,@Ri	Exchange low-order digit indirect RAM with Acc	1	4
ARITHEMATIC OPE	RATIONS		
ADD A,Rn	Add register to Acc	1	2
ADD A, direct	Add direct byte to Acc	2	3
ADD A,@Ri	Add indirect RAM to Acc	1	3
ADD A,#data	Add immediate data to Acc	2	2
ADDC A,Rn	Add register to Acc with Carry	1	2
ADDC A, direct	Add direct byte to Acc with Carry	2	3
ADDC A,@Ri	Add indirect RAM to Acc with Carry	1	3
ADDC A,#data	Add immediate data to Acc with Carry	2	2
SUBB A,Rn	Subtract register from Acc with borrow	1	2
SUBB A, direct	Subtract direct byte from Acc with borrow	2	3
SUBB A,@Ri	Subtract indirect RAM from Acc with borrow	1	3

# MGEQ1C064

MNEMONIC	DESCRIPTION	BYTE	EXECUTION Cycles
SUBB A,#data	Subtract immediate data from Acc with borrow	2	2
INC A	Increment Acc		2
INC Rn	Increment register	1	3
INC direct	Increment direct byte	2	4
INC @Ri	Increment indirect RAM	1	4
DEC A	Decrement Acc	1	2
DEC Rn	Decrement register	1	3
DEC direct	Decrement direct byte	2	4
DEC @Ri	Decrement indirect RAM	1	4
INC DPTR	Increment DPTR	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	5
DAA	Decimal Adjust Acc	1	4
LOGIC OPERATION			
ANL A,Rn	AND register to Acc	1	2
ANL A, direct	AND direct byte to Acc	2	3
ANL A, @Ri	AND indirect RAM to Acc	1	3
ANL A,#data	AND immediate data to Acc	2	2
ANL direct,A	AND Acc to direct byte	2	4
ANL direct,#data	AND immediate data to direct byte	3	4
ORL A, Rn	OR register to Acc	1	2
ORL A, direct	OR direct byte to Acc	2	3
ORLA,@Ri	OR indirect RAM to Acc	1	3
ORL A,#data	OR immediate data to Acc	2	2
ORL direct,A	OR Acc to direct byte	2	4
ORL direct,#data	OR immediate data to direct byte	3	4
XRLA,Rn	Exclusive-OR register to Acc	1	2
XRL A, direct	Exclusive-OR direct byte to Acc	2	3
XRLA,@Ri	Exclusive-OR indirect RAM to Acc	1	3
XRL A,#data	Exclusive-OR immediate data to Acc	2	2
XRL direct,A	Exclusive-OR Acc to direct byte	2	4
XRL direct,#data	Exclusive-OR immediate data to direct byte	3	4
CLR A	Clear Acc	1	1
CPLA	Complement Acc	1	2
RLA	Rotate Acc Left	1	1
RLC A	Rotate Acc Left through the Carry	1	1
RR A	Rotate Acc Right	1	1
RRC A	Rotate Acc Right through the Carry	1	1
SWAP A	Swap nibbles within the Acc	1	1
BOOLEAN VARIABL			
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	4
SETB C	Set Carry	1	4
SETB bit	Set direct bit	2	4
CPL C	Complement Carry	1	4
CPL C CPL bit	Complement direct bit	2	4
		2	
ANL C,bit	AND direct bit to Carry	2	3

# MGEQ1C064


MNEMONIC	DESCRIPTION		EXECUTION Cycles			
ANL C,/bit	AND complement of direct bit to Carry	2	3			
ORL C,bit	OR direct bit to Carry	2	3			
ORL C,/bit	OR complement of direct bit to Carry	2	3			
MOV C,bit	Move direct bit to Carry	2	3			
MOV bit,C	Move Carry to direct bit	2	4			
BOOLEAN VARIABLE	MANIPULATION					
JC rel	Jump if Carry is set	2	3			
JNC rel	Jump if Carry not set	2	3			
JB bit,rel	Jump if direct bit is set	3	4			
JNB bit,rel	Jump if direct bit not set	3	4			
JBC bit,rel	Jump if direct bit is set and then clear bit	3	5			
PROAGRAM BRACHII	PROAGRAM BRACHING					
ACALL addr11	Absolute subroutine call	2	6			
LCALL addr16	Long subroutine call	3	6			
RET	Return from subroutine	1	4			
RETI	Return from interrupt subroutine	1	4			
AJMP addr11	Absolute jump	2	3			
LJMP addr16	Long jump	3	4			
SJMP rel	Short jump	2	3			
JMP @A+DPTR	Jump indirect relative to DPTR	1	3			
JZ rel	Jump if Acc is zero	2	3			
JNZ rel	Jump if Acc not zero	2	3			
CJNE A,direct,rel	Compare direct byte to Acc and jump if not equal	3	5			
CJNE A,#data,rel	Compare immediate data to Acc and jump if not equal	3	4			
CJNE Rn,#data,rel	Compare immediate data to register and jump if not equal	3	4			
CJNE @Ri,#data,rel	Compare immediate data to indirect RAM and jump if not equal	3	5			
DJNZ Rn,rel	Decrement register and jump if not equal	2	4			
DJNZ direct,rel	Decrement direct byte and jump if not equal	3	5			
NOP	No Operation	1	1			


Note 1: The cycle time for access of external auxiliary RAM is: *EMAI1* = 1: 3 + *RW_Stretch* + 2 x *RWSH*; (3~12)

# 39. Package Dimension

## 39.1. LQFP-48 (7mm X 7mm) Dimension

Figure 39-1. LQFP-48 (7mm X 7mm ) Package Dimension





Unit	mm				inch		
Symbols	Min.	Nom.	Max.	Min.	Mom.	Max.	
A			1.60			0.062	
A1	0.05		0.15	0.001		0.005	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
b	0.17	0.22	0.27	0.006	0.008	0.010	
с	0.09		0.20	0.003		0.007	
D	9.00 BSC		0.354 BSC				
D1	7.00 BSC		0.275 BSC				
E		9.00 BSC		0.354 BSC			
E1		7.00 BSC		0.275 BSC			
е	0.50 BSC		0.019 BSC				
L	0.45	0.60	0.75	0.017	0.023	0.029	
L1	1.00 REF		0.039 REF				
θ	<b>0</b> °	3.5°	<b>7</b> °	<b>0</b> °	3.5°	<b>7</b> °	

# 40. Revision History

Rev	Descriptions	
V0.10	1. Ininital version	2023/07/07
V0.11	1. Add AEC-Q100 information	2023/07/11
V0.12	<ol> <li>Modified VDD operating range to 2.4V – 5.5V</li> <li>Added IHRCO/ILRCO tolerance.</li> <li>Modified ADC features</li> </ol>	2023/08/14

## 41. Disclaimers

Herein, Megawin stands for "Megawin Technology Co., Ltd."

<u>Life Support</u> — This product is not designed for use in medical, life-saving or life-sustaining applications, or systems where malfunction of this product can reasonably be expected to result in personal injury. Customers using or selling this product for use in such applications do so at their own risk and agree to fully indemnify Megawin for any damages resulting from such improper use or sale.

**<u>Right to Make Changes</u>** — Megawin reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in mass production, relevant changes will be communicated via an Engineering Change Notification (ECN).