

# Register Document



**MG32F02N128**

**MG32F02N064**

**MG32F02K128**

**MG32F02K064**

## ***Register Definition Guide***

***Version 1.01***

***Date 2025/04/01***

## List of Contents

<b>1. Registers .....</b>	<b>18</b>
1.1. IO Port Control Registers .....	18
1.1.1. PA output data register .....	18
1.1.2. PA input data register.....	18
1.1.3. PA port set / clear register.....	19
1.1.4. PA port set and clear register 0.....	20
1.1.5. PA port set and clear register 1.....	20
1.1.6. PA port set and clear register 2.....	21
1.1.7. PA port set and clear register 3.....	21
1.1.8. PB output data register .....	22
1.1.9. PB input data register.....	22
1.1.10. PB port set / clear register.....	23
1.1.11. PB port set and clear register 0.....	24
1.1.12. PB port set and clear register 1.....	24
1.1.13. PB port set and clear register 2.....	25
1.1.14. PB port set and clear register 3.....	25
1.1.15. PC output data register .....	26
1.1.16. PC input data register .....	27
1.1.17. PC port set / clear register .....	27
1.1.18. PC port set and clear register 0 .....	28
1.1.19. PC port set and clear register 1 .....	29
1.1.20. PC port set and clear register 2 .....	29
1.1.21. PC port set and clear register 3 .....	30
1.1.22. PD output data register .....	30
1.1.23. PD input data register .....	31
1.1.24. PD port set / clear register .....	31
1.1.25. PD port set and clear register 0 .....	32
1.1.26. PD port set and clear register 1 .....	33
1.1.27. PD port set and clear register 2 .....	33
1.1.28. PD port set and clear register 3 .....	34
1.1.29. PE output data register .....	34
1.1.30. PE input data register.....	35
1.1.31. PE port set / clear register.....	35
1.1.32. PE port set and clear register 0.....	36
1.1.33. PE port set and clear register 2.....	37
1.1.34. PE port set and clear register 3.....	37
1.1.35. IOP Register Map .....	39
1.2. Port A Configure Registers .....	43
1.2.1. PA0 IO control register.....	43
1.2.2. PA1 IO control register.....	44
1.2.3. PA2 IO control register.....	45
1.2.4. PA3 IO control register.....	46
1.2.5. PA4 IO control register.....	47
1.2.6. PA5 IO control register.....	48
1.2.7. PA6 IO control register.....	49

1.2.8. PA7 IO control register.....	50
1.2.9. PA8 IO control register.....	51
1.2.10. PA9 IO control register.....	52
1.2.11. PA10 IO control register.....	53
1.2.12. PA11 IO control register.....	54
1.2.13. PA12 IO control register.....	55
1.2.14. PA13 IO control register.....	56
1.2.15. PA14 IO control register.....	57
1.2.16. PA15 IO control register.....	58
1.2.17. PA port input filter control register.....	59
1.2.18. PA Register Map.....	60
1.3. Port B Configure Registers.....	62
1.3.1. PB0 IO control register.....	62
1.3.2. PB1 IO control register.....	63
1.3.3. PB2 IO control register.....	64
1.3.4. PB3 IO control register.....	65
1.3.5. PB4 IO control register.....	66
1.3.6. PB5 IO control register.....	67
1.3.7. PB6 IO control register.....	68
1.3.8. PB7 IO control register.....	69
1.3.9. PB8 IO control register.....	70
1.3.10. PB9 IO control register.....	71
1.3.11. PB10 IO control register.....	72
1.3.12. PB11 IO control register.....	73
1.3.13. PB12 IO control register.....	74
1.3.14. PB13 IO control register.....	75
1.3.15. PB14 IO control register.....	76
1.3.16. PB15 IO control register.....	77
1.3.17. PB port input filter control register.....	78
1.3.18. PB Register Map.....	79
1.4. Port C Configure Registers.....	81
1.4.1. PC0 IO control register.....	81
1.4.2. PC1 IO control register.....	82
1.4.3. PC2 IO control register.....	83
1.4.4. PC3 IO control register.....	84
1.4.5. PC4 IO control register.....	85
1.4.6. PC5 IO control register.....	86
1.4.7. PC6 IO control register.....	87
1.4.8. PC7 IO control register.....	88
1.4.9. PC8 IO control register.....	89
1.4.10. PC9 IO control register.....	90
1.4.11. PC10 IO control register.....	91
1.4.12. PC11 IO control register.....	92
1.4.13. PC12 IO control register.....	93
1.4.14. PC13 IO control register.....	94
1.4.15. PC14 IO control register.....	95

1.4.16. PC port input filter control register.....	96
1.4.17. PC Register Map.....	97
1.5. Port D Configure Registers .....	99
1.5.1. PD0 IO control register.....	99
1.5.2. PD1 IO control register.....	100
1.5.3. PD2 IO control register.....	101
1.5.4. PD3 IO control register.....	102
1.5.5. PD4 IO control register.....	103
1.5.6. PD5 IO control register.....	104
1.5.7. PD6 IO control register.....	105
1.5.8. PD7 IO control register.....	106
1.5.9. PD8 IO control register.....	107
1.5.10. PD9 IO control register.....	108
1.5.11. PD10 IO control register.....	109
1.5.12. PD11 IO control register.....	110
1.5.13. PD12 IO control register.....	111
1.5.14. PD13 IO control register.....	112
1.5.15. PD14 IO control register.....	113
1.5.16. PD15 IO control register.....	114
1.5.17. PD port input filter control register.....	115
1.5.18. PD Register Map.....	116
1.6. Port E Configure Registers.....	118
1.6.1. PE0 IO control register.....	118
1.6.2. PE1 IO control register.....	119
1.6.3. PE2 IO control register.....	120
1.6.4. PE3 IO control register.....	121
1.6.5. PE8 IO control register.....	122
1.6.6. PE9 IO control register.....	123
1.6.7. PE12 IO control register.....	124
1.6.8. PE13 IO control register.....	125
1.6.9. PE14 IO control register.....	126
1.6.10. PE15 IO control register.....	126
1.6.11. PE port input filter control register.....	127
1.6.12. PE Register Map.....	129
1.7. GPL Control Registers .....	131
1.7.1. GPL status register .....	131
1.7.2. GPL control register 0 .....	131
1.7.3. GPL control register 1 .....	132
1.7.4. GPL data input register .....	133
1.7.5. GPL data output register.....	133
1.7.6. GPL CRC initial register.....	133
1.7.7. GPL Register Map .....	134
1.8. DMA Control Registers.....	135
1.8.1. DMA status register .....	135
1.8.2. DMA interrupt enable register .....	136
1.8.3. DMA global control register 0.....	137

1.8.4. DMA channel-0 control register 0.....	138
1.8.5. DMA channel-0 control register 1.....	139
1.8.6. DMA channel-0 control register 1.....	140
1.8.7. DMA channel-0 control register 1.....	141
1.8.8. DMA channel-0 source start address register.....	141
1.8.9. DMA channel-0 source current address register.....	141
1.8.10. DMA channel-0 destination start address register.....	142
1.8.11. DMA channel-0 destination current address register.....	142
1.8.12. DMA channel-1 control register 0.....	142
1.8.13. DMA channel-1 control register 1.....	144
1.8.14. DMA channel-1 control register 1.....	145
1.8.15. DMA channel-1 control register 1.....	145
1.8.16. DMA channel-1 source start address register.....	146
1.8.17. DMA channel-1 source current address register.....	146
1.8.18. DMA channel-1 destination start address register.....	146
1.8.19. DMA channel-1 destination current address register.....	147
1.8.20. DMA channel-2 control register 0.....	147
1.8.21. DMA channel-2 control register 1.....	149
1.8.22. DMA channel-2 control register 1.....	149
1.8.23. DMA channel-2 control register 1.....	150
1.8.24. DMA channel-2 source start address register.....	150
1.8.25. DMA channel-2 source current address register.....	151
1.8.26. DMA channel-2 destination start address register.....	151
1.8.27. DMA channel-2 destination current address register.....	151
1.8.28. DMA channel-3 control register 0.....	152
1.8.29. DMA channel-3 control register 1.....	153
1.8.30. DMA channel-3 control register 1.....	154
1.8.31. DMA channel-3 control register 1.....	154
1.8.32. DMA channel-3 source start address register.....	155
1.8.33. DMA channel-3 source current address register.....	155
1.8.34. DMA channel-3 destination start address register.....	156
1.8.35. DMA channel-3 destination current address register.....	156
1.8.36. DMA channel-4 control register 0.....	156
1.8.37. DMA channel-4 control register 1.....	158
1.8.38. DMA channel-4 control register 1.....	159
1.8.39. DMA channel-4 control register 1.....	159
1.8.40. DMA channel-4 source start address register.....	159
1.8.41. DMA channel-4 source current address register.....	160
1.8.42. DMA channel-4 destination start address register.....	160
1.8.43. DMA channel-4 destination current address register.....	160
1.8.44. DMA Register Map.....	162
1.9. Reset Control Registers.....	167
1.9.1. RST Reset status register.....	167
1.9.2. RST write protected Key register.....	168
1.9.3. RST control register 0.....	169
1.9.4. RST Cold reset enable register.....	170

1.9.5. RST Warm reset enable register.....	171
1.9.6. RST AHB reset register.....	173
1.9.7. RST APB reset register 0.....	173
1.9.8. RST APB reset register 1.....	175
1.9.9. RST Register Map .....	176
1.10. Clock Control Registers.....	177
1.10.1. CSC status register .....	177
1.10.2. CSC interrupt enable register.....	178
1.10.3. CSC OSC and PLL control register.....	179
1.10.4. CSC write protected Key register .....	180
1.10.5. CSC clock source control register 0.....	180
1.10.6. CSC clock divider register .....	181
1.10.7. CSC AHB clock control register .....	182
1.10.8. CSC APB clock control register 0 .....	183
1.10.9. CSC APB clock control register 1 .....	185
1.10.10. CSC SLEEP mode clock enable register 0 .....	185
1.10.11. CSC SLEEP mode clock enable register 1 .....	187
1.10.12. CSC STOP mode clock enable register 0 .....	188
1.10.13. CSC clock source select register 0 .....	189
1.10.14. CSC clock source select register 1 .....	189
1.10.15. CSC clock source select register 2 .....	190
1.10.16. CSC Register Map .....	192
1.11. Power Control Registers .....	194
1.11.1. PW status register.....	194
1.11.2. PW interrupt enable register .....	195
1.11.3. PW write protected Key register.....	195
1.11.4. PW control register 0.....	196
1.11.5. PW control register 1.....	197
1.11.6. PW STOP mode wakeup control register 0.....	198
1.11.7. PW STOP mode wakeup control register 1.....	199
1.11.8. PW Register Map .....	201
1.12. System Control Registers.....	202
1.12.1. SYS interrupt enable register .....	202
1.12.2. SYS chip manufacture identification code.....	202
1.12.3. SYS System control register 0 .....	202
1.12.4. SYS Backup register 0 .....	203
1.12.5. SYS Register Map .....	204
1.13. Memory Control Registers.....	205
1.13.1. MEM status register .....	205
1.13.2. MEM interrupt enable register .....	205
1.13.3. MEM write protected key register.....	206
1.13.4. MEM control register 0 .....	207
1.13.5. MEM control register 1 .....	208
1.13.6. MEM Flash memory protected key register.....	209
1.13.7. MEM Flash memory IAP size register .....	209
1.13.8. MEM Register Map .....	211

1.14. Hardware Configure Registers .....	212
1.14.1. CFG write protected Key register .....	212
1.14.2. CFG option byte register 00 .....	212
1.14.3. CFG option byte register 01 .....	213
1.14.4. CFG option byte register 02 .....	213
1.14.5. CFG option byte register 03 .....	214
1.14.6. CFG option byte register 05 .....	215
1.14.7. CFG option byte register 15 .....	216
1.14.8. CFG option byte register 16 .....	216
1.14.9. CFG option byte register 17 .....	217
1.14.10. CFG Register Map .....	218
1.15. EXIC Interrupt Registers .....	220
1.15.1. EXIC interrupt status register .....	220
1.15.2. EXIC interrupt enable register .....	221
1.15.3. EXIC control register 0 .....	221
1.15.4. EXIC PA input interrupt pending flag register .....	222
1.15.5. EXIC PA Pad input trigger select register .....	223
1.15.6. EXIC PA AOI Mask register .....	225
1.15.7. EXIC PB input interrupt pending flag register .....	227
1.15.8. EXIC PB Pad input trigger select register .....	228
1.15.9. EXIC PB AOI Mask register .....	230
1.15.10. EXIC PC input interrupt pending flag register .....	232
1.15.11. EXIC PC Pad input trigger select register .....	233
1.15.12. EXIC PC AOI Mask register .....	234
1.15.13. EXIC PD input interrupt pending flag register .....	236
1.15.14. EXIC PD Pad input trigger select register .....	237
1.15.15. EXIC PD AOI Mask register .....	239
1.15.16. EXIC Interrupt source identity register 0 .....	241
1.15.17. EXIC interrupt source identity register 1 .....	241
1.15.18. EXIC interrupt source identity register 2 .....	242
1.15.19. EXIC interrupt source identity register 3 .....	242
1.15.20. EXIC interrupt source identity register 4 .....	243
1.15.21. EXIC interrupt source identity register 5 .....	244
1.15.22. EXIC interrupt source identity register 6 .....	244
1.15.23. EXIC interrupt source identity register 7 .....	245
1.15.24. EXIC PE input interrupt pending flag register .....	245
1.15.25. EXIC PE Pad input trigger select register .....	246
1.15.26. EXIC PE AOI Mask register .....	248
1.15.27. EXIC Register Map .....	250
1.16. I2C0 Control Registers .....	253
1.16.1. I2C0 status register .....	253
1.16.2. I2C0 interrupt enable register .....	255
1.16.3. I2C0 clock source register .....	256
1.16.4. I2C0 slave mode slave address code register .....	256
1.16.5. I2C0 control register 0 .....	257
1.16.6. I2C0 control register 1 .....	258

1.16.7. I2C0 control register 2 .....	259
1.16.8. I2C0 slave address detect register .....	260
1.16.9. I2C0 timeout control register .....	261
1.16.10. I2C0 status register 2 .....	261
1.16.11. I2C0 data shift buffer register .....	262
1.16.12. I2C0 data register .....	262
1.16.13. I2C0 slave address detect register .....	262
1.16.14. I2C0 Register Map .....	264
1.17. I2C1 Control Registers .....	266
1.17.1. I2C1 status register .....	266
1.17.2. I2C1 interrupt enable register .....	268
1.17.3. I2C1 clock source register .....	269
1.17.4. I2C1 slave mode slave address code register .....	269
1.17.5. I2C1 control register 0 .....	270
1.17.6. I2C1 control register 1 .....	271
1.17.7. I2C1 control register 2 .....	272
1.17.8. I2C1 slave address detect register .....	273
1.17.9. I2C1 timeout control register .....	274
1.17.10. I2C1 status register 2 .....	274
1.17.11. I2C1 data shift buffer register .....	275
1.17.12. I2C1 data register .....	275
1.17.13. I2C1 slave address detect register .....	275
1.17.14. I2C1 Register Map .....	277
1.18. URT0 Control Registers .....	279
1.18.1. URT0 status register 1 .....	279
1.18.2. UART interrupt enable register .....	281
1.18.3. URT0 clock source register .....	283
1.18.4. URT0 status register 2 .....	285
1.18.5. URT0 control register 0 .....	286
1.18.6. URT0 control register 1 .....	288
1.18.7. URT0 control register 2 .....	289
1.18.8. URT0 control register 3 .....	290
1.18.9. URT0 control register 4 .....	291
1.18.10. URT0 baud-rate clock counter reload register .....	292
1.18.11. URT0 baud-rate clock counter register .....	293
1.18.12. URT0 RX data capture register .....	293
1.18.13. URT0 RX data register .....	293
1.18.14. URT0 TX data register .....	294
1.18.15. URT0 TX data 3-byte register .....	294
1.18.16. URT0 data shift buffer register .....	294
1.18.17. URT0 timeout control register .....	295
1.18.18. URT0 timeout control register 2 .....	296
1.18.19. URT0 SmartCard control register .....	297
1.18.20. URT0 slave address detect register .....	298
1.18.21. URT0 calibration control register .....	298
1.18.22. URT0 IrDA control register .....	299



1.18.23. URT0 hardware flow control register .....	300
1.18.24. URT0 mute control register .....	300
1.18.25. URT0 Register Map .....	302
1.19. URT1 Control Registers .....	305
1.19.1. URT1 status register 1 .....	305
1.19.2. URT1 interrupt enable register .....	307
1.19.3. URT1 clock source register .....	309
1.19.4. URT1 status register 2 .....	311
1.19.5. URT1 control register 0 .....	312
1.19.6. URT1 control register 1 .....	314
1.19.7. URT1 control register 2 .....	315
1.19.8. URT1 control register 3 .....	316
1.19.9. URT1 control register 4 .....	317
1.19.10. URT1 baud-rate clock counter reload register .....	318
1.19.11. URT1 baud-rate clock counter register .....	318
1.19.12. URT1 RX data capture register .....	319
1.19.13. URT1 RX data register .....	319
1.19.14. URT1 TX data register .....	320
1.19.15. URT1 TX data 3-byte register .....	320
1.19.16. URT1 data shift buffer register .....	320
1.19.17. URT1 timeout control register .....	321
1.19.18. URT1 timeout control register 2 .....	322
1.19.19. URT1 SmartCard control register .....	323
1.19.20. URT1 slave address detect register .....	324
1.19.21. URT1 calibration control register .....	324
1.19.22. URT1 IrDA control register .....	325
1.19.23. URT1 hardware flow control register .....	325
1.19.24. URT1 mute control register .....	326
1.19.25. URT1 Register Map .....	328
1.20. URT2 Control Registers .....	331
1.20.1. URT2 status register 1 .....	331
1.20.2. URT2 interrupt enable register .....	333
1.20.3. URT2 clock source register .....	335
1.20.4. URT2 status register 2 .....	337
1.20.5. URT2 control register 0 .....	338
1.20.6. URT2 control register 1 .....	340
1.20.7. URT2 control register 2 .....	341
1.20.8. URT2 control register 3 .....	342
1.20.9. URT2 control register 4 .....	343
1.20.10. URT2 baud-rate clock counter reload register .....	344
1.20.11. URT2 baud-rate clock counter register .....	344
1.20.12. URT2 RX data capture register .....	345
1.20.13. URT2 RX data register .....	345
1.20.14. URT2 TX data register .....	346
1.20.15. URT2 TX data 3-byte register .....	346
1.20.16. URT2 data shift buffer register .....	346

1.20.17. URT2 timeout control register .....	347
1.20.18. URT2 timeout control register 2 .....	348
1.20.19. URT2 SmartCard control register.....	349
1.20.20. URT2 slave address detect register .....	350
1.20.21. URT2 calibration control register.....	350
1.20.22. URT2 IrDA control register.....	351
1.20.23. URT2 hardware flow control register.....	351
1.20.24. URT2 mute control register .....	352
1.20.25. URT2 Register Map .....	354
1.21. URT4 Control Registers .....	357
1.21.1. URT4 status register 1 .....	357
1.21.2. URT4 interrupt enable register.....	358
1.21.3. URT4 clock source register.....	359
1.21.4. URT4 status register 2 .....	360
1.21.5. URT4 control register 0 .....	361
1.21.6. URT4 control register 1 .....	362
1.21.7. URT4 control register 2.....	363
1.21.8. URT4 baud-rate clock counter reload register .....	364
1.21.9. URT4 baud-rate clock counter register .....	364
1.21.10. URT4 RX data register.....	364
1.21.11. URT4 TX data register .....	365
1.21.12. URT4 data shift buffer register .....	365
1.21.13. URT4 Register Map .....	366
1.22. URT5 Control Registers .....	368
1.22.1. URT5 status register 1 .....	368
1.22.2. URT5 interrupt enable register.....	369
1.22.3. URT5 clock source register.....	370
1.22.4. URT5 status register 2 .....	371
1.22.5. URT5 control register 0 .....	371
1.22.6. URT5 control register 1 .....	372
1.22.7. URT5 control register 2.....	373
1.22.8. URT5 baud-rate clock counter reload register .....	373
1.22.9. URT5 baud-rate clock counter register .....	373
1.22.10. URT5 RX data register.....	374
1.22.11. URT5 TX data register .....	374
1.22.12. URT5 data shift buffer register .....	375
1.22.13. URT5 Register Map .....	376
1.23. URT6 Control Registers .....	378
1.23.1. URT6 status register 1 .....	378
1.23.2. URT6 interrupt enable register.....	379
1.23.3. URT6 clock source register.....	380
1.23.4. URT6 status register 2 .....	381
1.23.5. URT6 control register 0 .....	381
1.23.6. URT6 control register 1 .....	382
1.23.7. URT6 control register 2.....	383
1.23.8. URT6 baud-rate clock counter reload register .....	383

1.23.9. URT6 baud-rate clock counter register .....	383
1.23.10. URT6 RX data register .....	384
1.23.11. URT6 TX data register .....	384
1.23.12. URT6 data shift buffer register .....	385
1.23.13. URT6 Register Map .....	386
1.24. URT7 Control Registers .....	388
1.24.1. URT7 status register 1 .....	388
1.24.2. URT7 interrupt enable register .....	389
1.24.3. URT7 clock source register .....	390
1.24.4. URT7 status register 2 .....	391
1.24.5. URT7 control register 0 .....	391
1.24.6. URT7 control register 1 .....	392
1.24.7. URT7 control register 2 .....	393
1.24.8. URT7 baud-rate clock counter reload register .....	393
1.24.9. URT7 baud-rate clock counter register .....	393
1.24.10. URT7 RX data register .....	394
1.24.11. URT7 TX data register .....	394
1.24.12. URT7 data shift buffer register .....	395
1.24.13. URT7 Register Map .....	396
1.25. SPI0 Control Registers .....	398
1.25.1. SPI0 status register .....	398
1.25.2. SPI0 interrupt enable register .....	399
1.25.3. SPI0 clock source register .....	400
1.25.4. SPI0 control register 0 .....	401
1.25.5. SPI0 control register 1 .....	403
1.25.6. SPI0 control register 2 .....	404
1.25.7. SPI0 data receive register .....	406
1.25.8. SPI0 data transmit register .....	406
1.25.9. SPI0 TX data 3-byte register .....	406
1.25.10. SPI0 Register Map .....	407
1.26. CAN0 Control Registers .....	409
1.26.1. CAN0 status register 1 .....	409
1.26.2. CAN0 interrupt enable register .....	410
1.26.3. CAN0 clock source register .....	412
1.26.4. CAN0 status register 2 .....	412
1.26.5. CAN0 control register 0 .....	414
1.26.6. CAN0 control register 1 .....	416
1.26.7. CAN0 control register 3 .....	417
1.26.8. CAN0 status register 3 .....	417
1.26.9. CAN0 acceptance filter control register 0 .....	418
1.26.10. CAN0 acceptance filter control register 1 .....	419
1.26.11. CAN0 acceptance filter-0 register 0 .....	421
1.26.12. CAN0 acceptance filter-0 register 1 .....	421
1.26.13. CAN0 acceptance filter-1 register 0 .....	421
1.26.14. CAN0 acceptance filter-1 register 1 .....	422
1.26.15. CAN0 acceptance filter-2 register 0 .....	422

1.26.16.	CAN0 acceptance filter-2 register 1 .....	422
1.26.17.	CAN0 acceptance filter-3 register 0 .....	423
1.26.18.	CAN0 acceptance filter-3 register 1 .....	423
1.26.19.	CAN0 acceptance filter-4 register 0 .....	423
1.26.20.	CAN0 acceptance filter-4 register 1 .....	423
1.26.21.	CAN0 acceptance filter-5 register 0 .....	424
1.26.22.	CAN0 acceptance filter-5 register 1 .....	424
1.26.23.	CAN0 receive FIFO-0 data register 0.....	424
1.26.24.	CAN0 receive FIFO-0 data register 2.....	425
1.26.25.	CAN0 receive FIFO-0 data register 3.....	425
1.26.26.	CAN0 receive FIFO-1 data register 0.....	426
1.26.27.	CAN0 receive FIFO-1 data register 2.....	427
1.26.28.	CAN0 receive FIFO-1 data register 3.....	427
1.26.29.	CAN0 transmit buffer-0 data register 0.....	427
1.26.30.	CAN0 transmit buffer-0 data register 2.....	428
1.26.31.	CAN0 transmit buffer-0 data register 3.....	428
1.26.32.	CAN0 transmit buffer-1 data register 0.....	429
1.26.33.	CAN0 transmit buffer-1 data register 2.....	429
1.26.34.	CAN0 transmit buffer-1 data register 3.....	430
1.26.35.	CAN0 transmit buffer-2 data register 0.....	430
1.26.36.	CAN0 transmit buffer-2 data register 2.....	431
1.26.37.	CAN0 transmit buffer-2 data register 3.....	431
1.26.38.	CAN0 Register Map .....	432
1.27.	Timer00 Control Registers.....	437
1.27.1.	TM00 Timer status register .....	437
1.27.2.	TM00 Timer interrupt enable register .....	437
1.27.3.	TM00 Timer clock source register .....	438
1.27.4.	TM00 Timer trigger control register .....	438
1.27.5.	TM00 Timer control register 0 .....	440
1.27.6.	TM00 Timer CKO control register .....	441
1.27.7.	TM00 Timer main counter register .....	442
1.27.8.	TM00 Timer main counter auto-reload value register .....	442
1.27.9.	TM00 Timer prescaler register .....	442
1.27.10.	TM00 Timer prescaler auto-reload register .....	443
1.27.11.	TM00 Register Map.....	444
1.28.	Timer01 Control Registers.....	446
1.28.1.	TM01 Timer status register .....	446
1.28.2.	TM01 Timer interrupt enable register .....	446
1.28.3.	TM01 Timer clock source register .....	447
1.28.4.	TM01 Timer trigger control register .....	447
1.28.5.	TM01 Timer control register 0 .....	449
1.28.6.	TM01 Timer CKO control register .....	450
1.28.7.	TM01 Timer main counter register .....	451
1.28.8.	TM01 Timer main counter auto-reload value register .....	451
1.28.9.	TM01 Timer prescaler register .....	451
1.28.10.	TM01 Timer prescaler auto-reload register .....	452

1.28.11. TM01 Register Map.....	453
1.29. Timer10 Control Registers.....	455
1.29.1. TM10 Timer status register .....	455
1.29.2. TM10 Timer interrupt enable register.....	455
1.29.3. TM10 Timer clock source register.....	456
1.29.4. TM10 Timer trigger control register .....	456
1.29.5. TM10 Timer control register 0 .....	458
1.29.6. TM10 Timer CKO control register .....	459
1.29.7. TM10 Timer main counter register .....	460
1.29.8. TM10 Timer main counter auto-reload value register .....	460
1.29.9. TM10 Timer prescaler register .....	460
1.29.10. TM10 Timer prescaler auto-reload register .....	461
1.29.11. TM10 Register Map.....	462
1.30. Timer16 Control Registers.....	464
1.30.1. TM16 Timer status register .....	464
1.30.2. TM16 Timer interrupt enable register.....	464
1.30.3. TM16 Timer clock source register.....	465
1.30.4. TM16 Timer trigger control register .....	466
1.30.5. TM16 Timer control register 0 .....	467
1.30.6. TM16 Timer CKO control register .....	468
1.30.7. TM16 Timer main counter register .....	469
1.30.8. TM16 Timer main counter auto-reload value register .....	469
1.30.9. TM16 Timer prescaler register .....	469
1.30.10. TM16 Timer prescaler auto-reload register .....	470
1.30.11. TM16 Register Map.....	471
1.31. Timer20 Control Registers.....	473
1.31.1. TM20 Timer status register .....	473
1.31.2. TM20 Timer interrupt enable register.....	474
1.31.3. TM20 Timer clock source register.....	475
1.31.4. TM20 Timer trigger control register .....	476
1.31.5. TM20 Timer control register 0 .....	477
1.31.6. TM20 Timer control register 1 .....	479
1.31.7. TM20 Timer CKO control register .....	479
1.31.8. TM20 repetition counter register .....	480
1.31.9. TM20 Timer main counter register .....	480
1.31.10. TM20 Timer main counter auto-reload value register.....	481
1.31.11. TM20 Timer prescaler register .....	481
1.31.12. TM20 Timer prescaler auto-reload register .....	481
1.31.13. TM20 Timer capture and compare mode select register.....	482
1.31.14. TM20 Timer input capture control register .....	483
1.31.15. TM20 Timer output compare state register .....	483
1.31.16. TM20 Timer output compare control register 0 .....	484
1.31.17. TM20 Timer output compare control register 1 .....	485
1.31.18. TM20 Timer PWM and DTG control register.....	487
1.31.19. TM20 Timer stop control register .....	487
1.31.20. TM20 Timer capture and compare register 0A.....	488

1.31.21. TM20 Timer capture and compare register 0B.....	488
1.31.22. TM20 Timer capture and compare register 1A.....	489
1.31.23. TM20 Timer capture and compare register 1B.....	489
1.31.24. TM20 Register Map.....	490
1.32. Timer26 Control Registers.....	493
1.32.1. TM26 Timer status register .....	493
1.32.2. TM26 Timer interrupt enable register.....	494
1.32.3. TM26 Timer clock source register.....	495
1.32.4. TM26 Timer trigger control register .....	496
1.32.5. TM26 Timer control register 0 .....	498
1.32.6. TM26 Timer control register 1 .....	499
1.32.7. TM26 Timer CKO control register .....	500
1.32.8. TM26 repetition counter register .....	501
1.32.9. TM26 Timer main counter register .....	501
1.32.10. TM26 Timer main counter auto-reload value register.....	502
1.32.11. TM26 Timer prescaler register .....	502
1.32.12. TM26 Timer prescaler auto-reload register .....	502
1.32.13. TM26 Timer capture and compare mode select register.....	503
1.32.14. TM26 Timer input capture control register .....	503
1.32.15. TM26 Timer output compare state register .....	504
1.32.16. TM26 Timer output compare control register 0 .....	505
1.32.17. TM26 Timer output compare control register 1 .....	506
1.32.18. TM26 Timer PWM and DTG control register.....	507
1.32.19. TM26 Timer stop control register .....	508
1.32.20. TM26 Timer capture and compare register 0A.....	508
1.32.21. TM26 Timer capture and compare register 0B.....	509
1.32.22. TM26 Timer capture and compare register 1A.....	509
1.32.23. TM26 Timer capture and compare register 1B.....	510
1.32.24. TM26 Register Map.....	511
1.33. Timer36 Control Registers.....	514
1.33.1. TM36 Timer status register .....	514
1.33.2. TM36 Timer interrupt enable register.....	516
1.33.3. TM36 Timer clock source register.....	517
1.33.4. TM36 Timer trigger control register.....	518
1.33.5. TM36 Timer control register 0 .....	520
1.33.6. TM36 Timer control register 1 .....	521
1.33.7. TM36 Timer CKO control register .....	522
1.33.8. TM36 repetition counter register .....	523
1.33.9. TM36 Timer main counter register .....	523
1.33.10. TM36 Timer main counter auto-reload value register.....	524
1.33.11. TM36 Timer prescaler register .....	524
1.33.12. TM36 Timer prescaler auto-reload register .....	524
1.33.13. TM36 Timer capture and compare mode select register.....	525
1.33.14. TM36 Timer input capture control register .....	526
1.33.15. TM36 Timer output compare state register .....	527
1.33.16. TM36 Timer output compare control register 0 .....	529

1.33.17.	TM36 Timer output compare control register 1 .....	530
1.33.18.	TM36 Timer PWM and DTG control register .....	532
1.33.19.	TM36 Timer break and stop control register .....	532
1.33.20.	TM36 Timer capture and compare register 0A.....	534
1.33.21.	TM36 Timer capture and compare register 0B.....	535
1.33.22.	TM36 Timer capture and compare register 1A.....	535
1.33.23.	TM36 Timer capture and compare register 1B.....	536
1.33.24.	TM36 Timer capture and compare register 2A.....	536
1.33.25.	TM36 Timer capture and compare register 2B.....	536
1.33.26.	TM36 Timer capture and compare register 3A.....	537
1.33.27.	TM36 Timer capture and compare register 3B.....	537
1.33.28.	TM36 Register Map.....	538
1.34.	LCD Control Registers .....	542
1.34.1.	ADC0 status register .....	542
1.34.2.	LCD interrupt enable register .....	543
1.34.3.	LCD clock source register .....	543
1.34.4.	LCD control register 0 .....	544
1.34.5.	LCD control register 1 .....	546
1.34.6.	LCD control register 2 .....	547
1.34.7.	LCD COM SEG select register 0.....	548
1.34.8.	LCD COM SEG select register 1.....	550
1.34.9.	LCD display memory data register 0 .....	551
1.34.10.	LCD display memory data register 1 .....	552
1.34.11.	LCD display memory data register 2 .....	552
1.34.12.	LCD display memory data register 3 .....	553
1.34.13.	LCD display memory data register 4 .....	553
1.34.14.	LCD display memory data register 5 .....	554
1.34.15.	LCD display memory data register 6 .....	554
1.34.16.	LCD display memory data register 7 .....	554
1.34.17.	LCD display memory data register 8 .....	555
1.34.18.	LCD display memory data register 9 .....	555
1.34.19.	LCD display memory data register 10 .....	556
1.34.20.	LCD Register Map.....	557
1.35.	OPA Control Registers .....	560
1.35.1.	OPA OPA-0 control register .....	560
1.35.2.	OPA Register Map .....	561
1.36.	ADC0 Control Registers .....	562
1.36.1.	ADC0 status register .....	562
1.36.2.	ADC0 interrupt enable register.....	563
1.36.3.	ADC0 clock source register.....	564
1.36.4.	ADC0 window detect threshold register .....	565
1.36.5.	ADC0 control register 0.....	565
1.36.6.	ADC0 control register 1 .....	566
1.36.7.	ADC0 channel mask register .....	567
1.36.8.	ADC0 start conversion register .....	569
1.36.9.	ADC0 analog control register .....	570

1.36.10.	ADC0 gain control register .....	571
1.36.11.	ADC0 accumulator sum result register 1 .....	572
1.36.12.	ADC0 accumulator sum result register 2 .....	573
1.36.13.	ADC0 Temperature Sensor calibration register .....	573
1.36.14.	ADC0 conversion data register 0 .....	574
1.36.15.	ADC0 Register Map .....	575
1.37.	Analog Comparator Registers .....	577
1.37.1.	CMP Analog comparator status register .....	577
1.37.2.	CMP Analog comparator interrupt enable register .....	577
1.37.3.	CMP Analog comparator analog control register .....	578
1.37.4.	CMP Analog comparator-0 control register .....	579
1.37.5.	CMP Analog comparator-1 control register .....	580
1.37.6.	CMP Register Map .....	582
1.38.	IWDT Control Registers .....	583
1.38.1.	IWDT status register .....	583
1.38.2.	IWDT interrupt enable register .....	583
1.38.3.	IWDT clock source register .....	584
1.38.4.	IWDT write protected Key register .....	584
1.38.5.	IWDT control register 0 .....	585
1.38.6.	IWDT counter register .....	585
1.38.7.	IWDT Register Map .....	587
1.39.	WWDT Control Registers .....	588
1.39.1.	WWDT status register .....	588
1.39.2.	WWDT interrupt enable register .....	588
1.39.3.	WWDT clock source register .....	589
1.39.4.	WWDT write protected Key register .....	589
1.39.5.	WWDT control register 0 .....	590
1.39.6.	WWDT counter register .....	590
1.39.7.	WWDT reload register .....	591
1.39.8.	WWDT window compare register .....	591
1.39.9.	WWDT warning compare register .....	591
1.39.10.	WWDT Register Map .....	593
1.40.	RTC Control Registers .....	595
1.40.1.	RTC status register .....	595
1.40.2.	RTC interrupt enable register .....	595
1.40.3.	RTC clock source register .....	596
1.40.4.	RTC write protected Key register .....	597
1.40.5.	RTC control register 0 .....	597
1.40.6.	RTC control register 1 .....	598
1.40.7.	RTC reload register .....	599
1.40.8.	RTC alarm compare register .....	599
1.40.9.	RTC capture register .....	599
1.40.10.	RTC Register Map .....	601
1.41.	APB Control Registers .....	603
1.41.1.	APB status register .....	603
1.41.2.	APB interrupt enable register .....	603



1.41.3. APB global control register 0.....	604
1.41.4. APB global control register 1.....	605
1.41.5. APB global control register 2.....	606
1.41.6. APB OBM0 control register-0.....	607
1.41.7. APB OBM0 control register-1 .....	609
1.41.8. APB OBM1 control register-0.....	610
1.41.9. APB OBM1 control register-1 .....	612
1.41.10. APB NCO0 increment register .....	613
1.41.11. APB NCO0 accumulator register .....	613
1.41.12. APB Register Map.....	615
1.42. APX Control Registers .....	617
1.42.1. APB status register .....	617
1.42.2. APX interrupt enable register .....	618
1.42.3. APX control register 0 .....	619
1.42.4. APX control register 1 .....	620
1.42.5. APX ASB data register .....	621
1.42.6. APX CCL0 control register-0 .....	621
1.42.7. APX CCL0 control register-1 .....	622
1.42.8. APX CCL1 control register-0 .....	623
1.42.9. APX CCL1 control register-1 .....	625
1.42.10. APX SDT control register-0 .....	626
1.42.11. APX SDT control register-1 .....	627
1.42.12. APX ASB channel-0 control register-0 .....	627
1.42.13. APX ASB channel-0 control register-1 .....	629
1.42.14. APX ASB channel-1 control register-0 .....	629
1.42.15. APX ASB channel-1 control register-1 .....	630
1.42.16. APX ASB channel-2 control register-0 .....	631
1.42.17. APX ASB channel-2 control register-1 .....	632
1.42.18. APX ASB channel-3 control register-0 .....	632
1.42.19. APX ASB channel-3 control register-1 .....	633
1.42.20. APX Register Map.....	635
<b>2. Revision History .....</b>	<b>638</b>
<b>3. List of abbreviations for registers .....</b>	<b>639</b>

## 1. Registers

### 1.1. IO Port Control Registers

<b>IO Port Control</b>	<b>(IOP) General Purpose IO Port Control</b>
Base Address :	<b>0x41000000</b>

#### 1.1.1. PA output data register

PA_OUT	PA output data register		
Offset Address :	0x00	Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_OUT15	PA_OUT14	PA_OUT13	PA_OUT12	PA_OUT11	PA_OUT10	PA_OUT9	PA_OUT8
7	6	5	4	3	2	1	0
PA_OUT7	PA_OUT6	PA_OUT5	PA_OUT4	PA_OUT3	PA_OUT2	PA_OUT1	PA_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PA_OUT15	IO pin PA15 output data bit.	0x01
14	rw	PA_OUT14	IO pin PA14 output data bit.	0x01
13	rw	PA_OUT13	IO pin PA13 output data bit.	0x01
12	rw	PA_OUT12	IO pin PA12 output data bit.	0x01
11	rw	PA_OUT11	IO pin PA11 output data bit.	0x01
10	rw	PA_OUT10	IO pin PA10 output data bit.	0x01
9	rw	PA_OUT9	IO pin PA9 output data bit.	0x01
8	rw	PA_OUT8	IO pin PA8 output data bit.	0x01
7	rw	PA_OUT7	IO pin PA7 output data bit.	0x01
6	rw	PA_OUT6	IO pin PA6 output data bit.	0x01
5	rw	PA_OUT5	IO pin PA5 output data bit.	0x01
4	rw	PA_OUT4	IO pin PA4 output data bit.	0x01
3	rw	PA_OUT3	IO pin PA3 output data bit.	0x01
2	rw	PA_OUT2	IO pin PA2 output data bit.	0x01
1	rw	PA_OUT1	IO pin PA1 output data bit.	0x01
0	rw	PA_OUT0	IO pin PA0 output data bit.	0x01

#### 1.1.2. PA input data register

PA_IN	PA input data register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PA_IN15	PA_IN14	PA_IN13	PA_IN12	PA_IN11	PA_IN10	PA_IN9	PA_IN8
7	6	5	4	3	2	1	0
PA_IN7	PA_IN6	PA_IN5	PA_IN4	PA_IN3	PA_IN2	PA_IN1	PA_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PA_IN15	IO pin PA15 input pin status.	0x00
14	r	PA_IN14	IO pin PA14 input pin status.	0x00
13	r	PA_IN13	IO pin PA13 input pin status.	0x00
12	r	PA_IN12	IO pin PA12 input pin status.	0x00

11	r	PA_IN11	IO pin PA11 input pin status.	0x00
10	r	PA_IN10	IO pin PA10 input pin status.	0x00
9	r	PA_IN9	IO pin PA9 input pin status.	0x00
8	r	PA_IN8	IO pin PA8 input pin status.	0x00
7	r	PA_IN7	IO pin PA7 input pin status.	0x00
6	r	PA_IN6	IO pin PA6 input pin status.	0x00
5	r	PA_IN5	IO pin PA5 input pin status.	0x00
4	r	PA_IN4	IO pin PA4 input pin status.	0x00
3	r	PA_IN3	IO pin PA3 input pin status.	0x00
2	r	PA_IN2	IO pin PA2 input pin status.	0x00
1	r	PA_IN1	IO pin PA1 input pin status.	0x00
0	r	PA_IN0	IO pin PA0 input pin status.	0x00

### 1.1.3. PA port set / clear register

PA_SC	PA port set / clear register		
Offset Address :	0x08	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PA_CLR15	PA_CLR14	PA_CLR13	PA_CLR12	PA_CLR11	PA_CLR10	PA_CLR9	PA_CLR8
23	22	21	20	19	18	17	16
PA_CLR7	PA_CLR6	PA_CLR5	PA_CLR4	PA_CLR3	PA_CLR2	PA_CLR1	PA_CLR0
15	14	13	12	11	10	9	8
PA_SET15	PA_SET14	PA_SET13	PA_SET12	PA_SET11	PA_SET10	PA_SET9	PA_SET8
7	6	5	4	3	2	1	0
PA_SET7	PA_SET6	PA_SET5	PA_SET4	PA_SET3	PA_SET2	PA_SET1	PA_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PA_CLR15	IO pin PA15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PA_CLR14	IO pin PA14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PA_CLR13	IO pin PA13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PA_CLR12	IO pin PA12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PA_CLR11	IO pin PA11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PA_CLR10	IO pin PA10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PA_CLR9	IO pin PA9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PA_CLR8	IO pin PA8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PA_CLR7	IO pin PA7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PA_CLR6	IO pin PA6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PA_CLR5	IO pin PA5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	PA_CLR4	IO pin PA4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	PA_CLR3	IO pin PA3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PA_CLR2	IO pin PA2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PA_CLR1	IO pin PA1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PA_CLR0	IO pin PA0 clear data bit. This bit is no effect for writing 0. When the related PA_SETn bit and PA_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PA_SET15	IO pin PA15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PA_SET14	IO pin PA14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PA_SET13	IO pin PA13 set data bit. This bit is no effect for writing 0.	0x00
12	w	PA_SET12	IO pin PA12 set data bit. This bit is no effect for writing 0.	0x00
11	w	PA_SET11	IO pin PA11 set data bit. This bit is no effect for writing 0.	0x00
10	w	PA_SET10	IO pin PA10 set data bit. This bit is no effect for writing 0.	0x00
9	w	PA_SET9	IO pin PA9 set data bit. This bit is no effect for writing 0.	0x00
8	w	PA_SET8	IO pin PA8 set data bit. This bit is no effect for writing 0.	0x00
7	w	PA_SET7	IO pin PA7 set data bit. This bit is no effect for writing 0.	0x00
6	w	PA_SET6	IO pin PA6 set data bit. This bit is no effect for writing 0.	0x00
5	w	PA_SET5	IO pin PA5 set data bit. This bit is no effect for writing 0.	0x00
4	w	PA_SET4	IO pin PA4 set data bit. This bit is no effect for writing 0.	0x00
3	w	PA_SET3	IO pin PA3 set data bit. This bit is no effect for writing 0.	0x00

2	w	PA_SET2	IO pin PA2 set data bit. This bit is no effect for writing 0.	0x00
1	w	PA_SET1	IO pin PA1 set data bit. This bit is no effect for writing 0.	0x00
0	w	PA_SET0	IO pin PA0 set data bit. This bit is no effect for writing 0. When the related PA_SETn bit and PA_CLRN bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

#### 1.1.4. PA port set and clear register 0

<b>PA_SCR0</b>	<b>PA port set and clear register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC3
23	22	21	20	19	18	17	16
Reserved							PA_SC2
15	14	13	12	11	10	9	8
Reserved							PA_SC1
7	6	5	4	3	2	1	0
Reserved							PA_SC0

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PA_SC3	GPIO Port set or clear bit for PA3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC2	GPIO Port set or clear bit for PA2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC1	GPIO Port set or clear bit for PA1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC0	GPIO Port set or clear bit for PA0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

#### 1.1.5. PA port set and clear register 1

<b>PA_SCR1</b>	<b>PA port set and clear register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC7
23	22	21	20	19	18	17	16
Reserved							PA_SC6
15	14	13	12	11	10	9	8
Reserved							PA_SC5
7	6	5	4	3	2	1	0
Reserved							PA_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PA_SC7	GPIO Port set or clear bit for PA7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC6	GPIO Port set or clear bit for PA6.	0x00

			Write 1 to set data bit and write 0 to clear data. Read for port pin status.	
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC5	GPIO Port set or clear bit for PA5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC4	GPIO Port set or clear bit for PA4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.6. PA port set and clear register 2

<b>PA_SCR2</b>	<b>PA port set and clear register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC11
23	22	21	20	19	18	17	16
Reserved							PA_SC10
15	14	13	12	11	10	9	8
Reserved							PA_SC9
7	6	5	4	3	2	1	0
Reserved							PA_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PA_SC11	GPIO Port set and clear bit for PA11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC10	GPIO Port set or clear bit for PA10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC9	GPIO Port set or clear bit for PA9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC8	GPIO Port set or clear bit for PA8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.7. PA port set and clear register 3

<b>PA_SCR3</b>	<b>PA port set and clear register 3</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PA_SC15
23	22	21	20	19	18	17	16
Reserved							PA_SC14
15	14	13	12	11	10	9	8
Reserved							PA_SC13
7	6	5	4	3	2	1	0
Reserved							PA_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00

24	rw	PA_SC15	GPIO Port set or clear bit for PA15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PA_SC14	GPIO Port set or clear bit for PA14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PA_SC13	GPIO Port set or clear bit for PA13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PA_SC12	GPIO Port set or clear bit for PA12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.8. PB output data register

PB_OUT	PB output data register
Offset Address :	0x20
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PB_OUT15	PB_OUT14	PB_OUT13	PB_OUT12	PB_OUT11	PB_OUT10	PB_OUT9	PB_OUT8
7	6	5	4	3	2	1	0
PB_OUT7	PB_OUT6	PB_OUT5	PB_OUT4	PB_OUT3	PB_OUT2	PB_OUT1	PB_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PB_OUT15	IO pin PB15 output data bit.	0x01
14	rw	PB_OUT14	IO pin PB14 output data bit.	0x01
13	rw	PB_OUT13	IO pin PB13 output data bit.	0x01
12	rw	PB_OUT12	IO pin PB12 output data bit.	0x01
11	rw	PB_OUT11	IO pin PB11 output data bit.	0x01
10	rw	PB_OUT10	IO pin PB10 output data bit.	0x01
9	rw	PB_OUT9	IO pin PB9 output data bit.	0x01
8	rw	PB_OUT8	IO pin PB8 output data bit.	0x01
7	rw	PB_OUT7	IO pin PB7 output data bit.	0x01
6	rw	PB_OUT6	IO pin PB6 output data bit.	0x01
5	rw	PB_OUT5	IO pin PB5 output data bit.	0x01
4	rw	PB_OUT4	IO pin PB4 output data bit.	0x01
3	rw	PB_OUT3	IO pin PB3 output data bit.	0x01
2	rw	PB_OUT2	IO pin PB2 output data bit.	0x01
1	rw	PB_OUT1	IO pin PB1 output data bit.	0x01
0	rw	PB_OUT0	IO pin PB0 output data bit.	0x01

### 1.1.9. PB input data register

PB_IN	PB input data register
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

PB_IN15	PB_IN14	PB_IN13	PB_IN12	PB_IN11	PB_IN10	PB_IN9	PB_IN8
7	6	5	4	3	2	1	0
PB_IN7	PB_IN6	PB_IN5	PB_IN4	PB_IN3	PB_IN2	PB_IN1	PB_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PB_IN15	IO pin PB15 input pin status.	0x00
14	r	PB_IN14	IO pin PB14 input pin status.	0x00
13	r	PB_IN13	IO pin PB13 input pin status.	0x00
12	r	PB_IN12	IO pin PB12 input pin status.	0x00
11	r	PB_IN11	IO pin PB11 input pin status.	0x00
10	r	PB_IN10	IO pin PB10 input pin status.	0x00
9	r	PB_IN9	IO pin PB9 input pin status.	0x00
8	r	PB_IN8	IO pin PB8 input pin status.	0x00
7	r	PB_IN7	IO pin PB7 input pin status.	0x00
6	r	PB_IN6	IO pin PB6 input pin status.	0x00
5	r	PB_IN5	IO pin PB5 input pin status.	0x00
4	r	PB_IN4	IO pin PB4 input pin status.	0x00
3	r	PB_IN3	IO pin PB3 input pin status.	0x00
2	r	PB_IN2	IO pin PB2 input pin status.	0x00
1	r	PB_IN1	IO pin PB1 input pin status.	0x00
0	r	PB_IN0	IO pin PB0 input pin status.	0x00

### 1.1.10. PB port set / clear register

<b>PB_SC</b>	<b>PB port set / clear register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PB_CLR15	PB_CLR14	PB_CLR13	PB_CLR12	PB_CLR11	PB_CLR10	PB_CLR9	PB_CLR8
23	22	21	20	19	18	17	16
PB_CLR7	PB_CLR6	PB_CLR5	PB_CLR4	PB_CLR3	PB_CLR2	PB_CLR1	PB_CLR0
15	14	13	12	11	10	9	8
PB_SET15	PB_SET14	PB_SET13	PB_SET12	PB_SET11	PB_SET10	PB_SET9	PB_SET8
7	6	5	4	3	2	1	0
PB_SET7	PB_SET6	PB_SET5	PB_SET4	PB_SET3	PB_SET2	PB_SET1	PB_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PB_CLR15	IO pin PB15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PB_CLR14	IO pin PB14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PB_CLR13	IO pin PB13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PB_CLR12	IO pin PB12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PB_CLR11	IO pin PB11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PB_CLR10	IO pin PB10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PB_CLR9	IO pin PB9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PB_CLR8	IO pin PB8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PB_CLR7	IO pin PB7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PB_CLR6	IO pin PB6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PB_CLR5	IO pin PB5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	PB_CLR4	IO pin PB4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	PB_CLR3	IO pin PB3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PB_CLR2	IO pin PB2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PB_CLR1	IO pin PB1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PB_CLR0	IO pin PB0 clear data bit. This bit is no effect for writing 0. When the related PB_SETn bit and PB_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PB_SET15	IO pin PB15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PB_SET14	IO pin PB14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PB_SET13	IO pin PB13 set data bit. This bit is no effect for writing 0.	0x00



12	w	<b>PB_SET12</b>	IO pin PB12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PB_SET11</b>	IO pin PB11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PB_SET10</b>	IO pin PB10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PB_SET9</b>	IO pin PB9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PB_SET8</b>	IO pin PB8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PB_SET7</b>	IO pin PB7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PB_SET6</b>	IO pin PB6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PB_SET5</b>	IO pin PB5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PB_SET4</b>	IO pin PB4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PB_SET3</b>	IO pin PB3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PB_SET2</b>	IO pin PB2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PB_SET1</b>	IO pin PB1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PB_SET0</b>	IO pin PB0 set data bit. This bit is no effect for writing 0. When the related PB_SETn bit and PB_CLRN bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.11. PB port set and clear register 0

<b>PB_SCR0</b>	<b>PB port set and clear register 0</b>
Offset Address :	<b>0x30</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PB_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PB_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PB_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PB_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PB_SC3</b>	GPIO Port set or clear bit for PB3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PB_SC2</b>	GPIO Port set or clear bit for PB2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	<b>PB_SC1</b>	GPIO Port set or clear bit for PB1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>PB_SC0</b>	GPIO Port set or clear bit for PB0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.12. PB port set and clear register 1

<b>PB_SCR1</b>	<b>PB port set and clear register 1</b>
Offset Address :	<b>0x34</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							<b>PB_SC7</b>
23	22	21	20	19	18	17	16
Reserved							<b>PB_SC6</b>
15	14	13	12	11	10	9	8
Reserved							<b>PB_SC5</b>



7	6	5	4	3	2	1	0
Reserved							PB_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC7	GPIO Port set or clear bit for PB7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC6	GPIO Port set or clear bit for PB6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC5	GPIO Port set or clear bit for PB5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC4	GPIO Port set or clear bit for PB4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.13. PB port set and clear register 2

<b>PB_SCR2</b>	<b>PB port set and clear register 2</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PB_SC11
23	22	21	20	19	18	17	16
Reserved							PB_SC10
15	14	13	12	11	10	9	8
Reserved							PB_SC9
7	6	5	4	3	2	1	0
Reserved							PB_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC11	GPIO Port set or clear bit for PB11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC10	GPIO Port set or clear bit for PB10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC9	GPIO Port set or clear bit for PB9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC8	GPIO Port set or clear bit for PB8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.14. PB port set and clear register 3

<b>PB_SCR3</b>	<b>PB port set and clear register 3</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							PB_SC15
23	22	21	20	19	18	17	16
Reserved							PB_SC14
15	14	13	12	11	10	9	8
Reserved							PB_SC13
7	6	5	4	3	2	1	0
Reserved							PB_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PB_SC15	GPIO Port set or clear bit for PB15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PB_SC14	GPIO Port set or clear bit for PB14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PB_SC13	GPIO Port set or clear bit for PB13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PB_SC12	GPIO Port set or clear bit for PB12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.15. PC output data register

PC_OUT	PC output data register
Offset Address :	0x40
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	PC_OUT14	PC_OUT13	PC_OUT12	PC_OUT11	PC_OUT10	PC_OUT9	PC_OUT8
7	6	5	4	3	2	1	0
PC_OUT7	PC_OUT6	PC_OUT5	PC_OUT4	PC_OUT3	PC_OUT2	PC_OUT1	PC_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	-	Reserved	Reserved	0x01
14	rw	PC_OUT14	IO pin PC14 output data bit.	0x01
13	rw	PC_OUT13	IO pin PC13 output data bit.	0x01
12	rw	PC_OUT12	IO pin PC12 output data bit.	0x01
11	rw	PC_OUT11	IO pin PC11 output data bit.	0x01
10	rw	PC_OUT10	IO pin PC10 output data bit.	0x01
9	rw	PC_OUT9	IO pin PC9 output data bit.	0x01
8	rw	PC_OUT8	IO pin PC8 output data bit.	0x01
7	rw	PC_OUT7	IO pin PC7 output data bit.	0x01
6	rw	PC_OUT6	IO pin PC6 output data bit.	0x01
5	rw	PC_OUT5	IO pin PC5 output data bit.	0x01
4	rw	PC_OUT4	IO pin PC4 output data bit.	0x01
3	rw	PC_OUT3	IO pin PC3 output data bit.	0x01
2	rw	PC_OUT2	IO pin PC2 output data bit.	0x01
1	rw	PC_OUT1	IO pin PC1 output data bit.	0x01
0	rw	PC_OUT0	IO pin PC0 output data bit.	0x01

## 1.1.16. PC input data register

PC_IN	PC input data register
Offset Address :	0x44
Reset Value :	0x00000070

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	PC_IN14	PC_IN13	PC_IN12	PC_IN11	PC_IN10	PC_IN9	PC_IN8
7	6	5	4	3	2	1	0
PC_IN7	PC_IN6	PC_IN5	PC_IN4	PC_IN3	PC_IN2	PC_IN1	PC_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	r	PC_IN14	IO pin PC14 input pin status.	0x00
13	r	PC_IN13	IO pin PC13 input pin status.	0x00
12	r	PC_IN12	IO pin PC12 input pin status.	0x00
11	r	PC_IN11	IO pin PC11 input pin status.	0x00
10	r	PC_IN10	IO pin PC10 input pin status.	0x00
9	r	PC_IN9	IO pin PC9 input pin status.	0x00
8	r	PC_IN8	IO pin PC8 input pin status.	0x00
7	r	PC_IN7	IO pin PC7 input pin status.	0x00
6	r	PC_IN6	IO pin PC6 input pin status.	0x01
5	r	PC_IN5	IO pin PC5 input pin status.	0x01
4	r	PC_IN4	IO pin PC4 input pin status.	0x01
3	r	PC_IN3	IO pin PC3 input pin status.	0x00
2	r	PC_IN2	IO pin PC2 input pin status.	0x00
1	r	PC_IN1	IO pin PC1 input pin status.	0x00
0	r	PC_IN0	IO pin PC0 input pin status.	0x00

## 1.1.17. PC port set / clear register

PC_SC	PC port set / clear register
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	PC_CLR14	PC_CLR13	PC_CLR12	PC_CLR11	PC_CLR10	PC_CLR9	PC_CLR8
23	22	21	20	19	18	17	16
PC_CLR7	PC_CLR6	PC_CLR5	PC_CLR4	PC_CLR3	PC_CLR2	PC_CLR1	PC_CLR0
15	14	13	12	11	10	9	8
Reserved	PC_SET14	PC_SET13	PC_SET12	PC_SET11	PC_SET10	PC_SET9	PC_SET8
7	6	5	4	3	2	1	0
PC_SET7	PC_SET6	PC_SET5	PC_SET4	PC_SET3	PC_SET2	PC_SET1	PC_SET0

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	w	PC_CLR14	IO pin PC14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PC_CLR13	IO pin PC13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PC_CLR12	IO pin PC12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	PC_CLR11	IO pin PC11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	PC_CLR10	IO pin PC10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	PC_CLR9	IO pin PC9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PC_CLR8	IO pin PC8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	PC_CLR7	IO pin PC7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	PC_CLR6	IO pin PC6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	PC_CLR5	IO pin PC5 clear data bit. This bit is no effect for writing 0.	0x00

20	w	<b>PC_CLR4</b>	IO pin PC4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	<b>PC_CLR3</b>	IO pin PC3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	<b>PC_CLR2</b>	IO pin PC2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	<b>PC_CLR1</b>	IO pin PC1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	<b>PC_CLR0</b>	IO pin PC0 clear data bit. This bit is no effect for writing 0. When the related PC_SETn bit and PC_CLRN bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14	w	<b>PC_SET14</b>	IO pin PC14 set data bit. This bit is no effect for writing 0.	0x00
13	w	<b>PC_SET13</b>	IO pin PC13 set data bit. This bit is no effect for writing 0.	0x00
12	w	<b>PC_SET12</b>	IO pin PC12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PC_SET11</b>	IO pin PC11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PC_SET10</b>	IO pin PC10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PC_SET9</b>	IO pin PC9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PC_SET8</b>	IO pin PC8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PC_SET7</b>	IO pin PC7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PC_SET6</b>	IO pin PC6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PC_SET5</b>	IO pin PC5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PC_SET4</b>	IO pin PC4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PC_SET3</b>	IO pin PC3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PC_SET2</b>	IO pin PC2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PC_SET1</b>	IO pin PC1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PC_SET0</b>	IO pin PC0 set data bit. This bit is no effect for writing 0. When the related PC_SETn bit and PC_CLRN bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.18. PC port set and clear register 0

<b>PC_SCR0</b>	<b>PC port set and clear register 0</b>
Offset Address :	<b>0x50</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							<b>PC_SC3</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>							<b>PC_SC2</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							<b>PC_SC1</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>PC_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00
24	rw	<b>PC_SC3</b>	GPIO Port set or clear bit for PC3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	<b>Reserved</b>	Reserved	0x00
16	rw	<b>PC_SC2</b>	GPIO Port set or clear bit for PC2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>PC_SC1</b>	GPIO Port set or clear bit for PC1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>PC_SC0</b>	GPIO Port set or clear bit for PC0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

## 1.1.19. PC port set and clear register 1

PC_SCR1	PC port set and clear register 1		
Offset Address :	0x54	Reset Value :	0x00010101

31	30	29	28	27	26	25	24
Reserved							PC_SC7
23	22	21	20	19	18	17	16
Reserved							PC_SC6
15	14	13	12	11	10	9	8
Reserved							PC_SC5
7	6	5	4	3	2	1	0
Reserved							PC_SC4

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PC_SC7	GPIO Port set or clear bit for PC7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC6	GPIO Port set or clear bit for PC6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC5	GPIO Port set or clear bit for PC5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	PC_SC4	GPIO Port set or clear bit for PC4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x01

## 1.1.20. PC port set and clear register 2

PC_SCR2	PC port set and clear register 2		
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PC_SC11
23	22	21	20	19	18	17	16
Reserved							PC_SC10
15	14	13	12	11	10	9	8
Reserved							PC_SC9
7	6	5	4	3	2	1	0
Reserved							PC_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PC_SC11	GPIO Port set or clear bit for PC11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC10	GPIO Port set or clear bit for PC10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC9	GPIO Port set or clear bit for PC9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00

0	rw	<b>PC_SC8</b>	GPIO Port set or clear bit for PC8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
---	----	---------------	---	------

### 1.1.21. PC port set and clear register 3

<b>PC_SCR3</b>	<b>PC port set and clear register 3</b>
Offset Address :	<b>0x5C</b>
Reset Value :	<b>0x01000000</b>

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved							PC_SC14
15	14	13	12	11	10	9	8
Reserved							PC_SC13
7	6	5	4	3	2	1	0
Reserved							PC_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x01
23..17	-	Reserved	Reserved	0x00
16	rw	PC_SC14	GPIO Port set or clear bit for PC14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PC_SC13	GPIO Port set or clear bit for PC13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PC_SC12	GPIO Port set or clear bit for PC12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.22. PD output data register

<b>PD_OUT</b>	<b>PD output data register</b>
Offset Address :	<b>0x60</b>
Reset Value :	<b>0xFFFFFFFF</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PD_OUT15	PD_OUT14	PD_OUT13	PD_OUT12	PD_OUT11	PD_OUT10	PD_OUT9	PD_OUT8
7	6	5	4	3	2	1	0
PD_OUT7	PD_OUT6	PD_OUT5	PD_OUT4	PD_OUT3	PD_OUT2	PD_OUT1	PD_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PD_OUT15	IO pin PD15 output data bit.	0x01
14	rw	PD_OUT14	IO pin PD14 output data bit.	0x01
13	rw	PD_OUT13	IO pin PD13 output data bit.	0x01
12	rw	PD_OUT12	IO pin PD12 output data bit.	0x01
11	rw	PD_OUT11	IO pin PD11 output data bit.	0x01
10	rw	PD_OUT10	IO pin PD10 output data bit.	0x01
9	rw	PD_OUT9	IO pin PD9 output data bit.	0x01
8	rw	PD_OUT8	IO pin PD8 output data bit.	0x01
7	rw	PD_OUT7	IO pin PD7 output data bit.	0x01

6	rw	<b>PD_OUT6</b>	IO pin PD6 output data bit.	0x01
5	rw	<b>PD_OUT5</b>	IO pin PD5 output data bit.	0x01
4	rw	<b>PD_OUT4</b>	IO pin PD4 output data bit.	0x01
3	rw	<b>PD_OUT3</b>	IO pin PD3 output data bit.	0x01
2	rw	<b>PD_OUT2</b>	IO pin PD2 output data bit.	0x01
1	rw	<b>PD_OUT1</b>	IO pin PD1 output data bit.	0x01
0	rw	<b>PD_OUT0</b>	IO pin PD0 output data bit.	0x01

### 1.1.23. PD input data register

<b>PD_IN</b>	<b>PD input data register</b>
Offset Address :	<b>0x64</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>PD_IN15</b>	<b>PD_IN14</b>	<b>PD_IN13</b>	<b>PD_IN12</b>	<b>PD_IN11</b>	<b>PD_IN10</b>	<b>PD_IN9</b>	<b>PD_IN8</b>
7	6	5	4	3	2	1	0
<b>PD_IN7</b>	<b>PD_IN6</b>	<b>PD_IN5</b>	<b>PD_IN4</b>	<b>PD_IN3</b>	<b>PD_IN2</b>	<b>PD_IN1</b>	<b>PD_IN0</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	<b>PD_IN15</b>	IO pin PD15 input pin status.	0x00
14	r	<b>PD_IN14</b>	IO pin PD14 input pin status.	0x00
13	r	<b>PD_IN13</b>	IO pin PD13 input pin status.	0x00
12	r	<b>PD_IN12</b>	IO pin PD12 input pin status.	0x00
11	r	<b>PD_IN11</b>	IO pin PD11 input pin status.	0x00
10	r	<b>PD_IN10</b>	IO pin PD10 input pin status.	0x00
9	r	<b>PD_IN9</b>	IO pin PD9 input pin status.	0x00
8	r	<b>PD_IN8</b>	IO pin PD8 input pin status.	0x00
7	r	<b>PD_IN7</b>	IO pin PD7 input pin status.	0x00
6	r	<b>PD_IN6</b>	IO pin PD6 input pin status.	0x00
5	r	<b>PD_IN5</b>	IO pin PD5 input pin status.	0x00
4	r	<b>PD_IN4</b>	IO pin PD4 input pin status.	0x00
3	r	<b>PD_IN3</b>	IO pin PD3 input pin status.	0x00
2	r	<b>PD_IN2</b>	IO pin PD2 input pin status.	0x00
1	r	<b>PD_IN1</b>	IO pin PD1 input pin status.	0x00
0	r	<b>PD_IN0</b>	IO pin PD0 input pin status.	0x00

### 1.1.24. PD port set / clear register

<b>PD_SC</b>	<b>PD port set / clear register</b>
Offset Address :	<b>0x68</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>PD_CLR15</b>	<b>PD_CLR14</b>	<b>PD_CLR13</b>	<b>PD_CLR12</b>	<b>PD_CLR11</b>	<b>PD_CLR10</b>	<b>PD_CLR9</b>	<b>PD_CLR8</b>
23	22	21	20	19	18	17	16
<b>PD_CLR7</b>	<b>PD_CLR6</b>	<b>PD_CLR5</b>	<b>PD_CLR4</b>	<b>PD_CLR3</b>	<b>PD_CLR2</b>	<b>PD_CLR1</b>	<b>PD_CLR0</b>
15	14	13	12	11	10	9	8
<b>PD_SET15</b>	<b>PD_SET14</b>	<b>PD_SET13</b>	<b>PD_SET12</b>	<b>PD_SET11</b>	<b>PD_SET10</b>	<b>PD_SET9</b>	<b>PD_SET8</b>
7	6	5	4	3	2	1	0
<b>PD_SET7</b>	<b>PD_SET6</b>	<b>PD_SET5</b>	<b>PD_SET4</b>	<b>PD_SET3</b>	<b>PD_SET2</b>	<b>PD_SET1</b>	<b>PD_SET0</b>

Bit	Attr	Bit Name	Description	Reset
31	w	<b>PD_CLR15</b>	IO pin PD15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	<b>PD_CLR14</b>	IO pin PD14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	<b>PD_CLR13</b>	IO pin PD13 clear data bit. This bit is no effect for writing 0.	0x00



28	w	<b>PD_CLR12</b>	IO pin PD12 clear data bit. This bit is no effect for writing 0.	0x00
27	w	<b>PD_CLR11</b>	IO pin PD11 clear data bit. This bit is no effect for writing 0.	0x00
26	w	<b>PD_CLR10</b>	IO pin PD10 clear data bit. This bit is no effect for writing 0.	0x00
25	w	<b>PD_CLR9</b>	IO pin PD9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	<b>PD_CLR8</b>	IO pin PD8 clear data bit. This bit is no effect for writing 0.	0x00
23	w	<b>PD_CLR7</b>	IO pin PD7 clear data bit. This bit is no effect for writing 0.	0x00
22	w	<b>PD_CLR6</b>	IO pin PD6 clear data bit. This bit is no effect for writing 0.	0x00
21	w	<b>PD_CLR5</b>	IO pin PD5 clear data bit. This bit is no effect for writing 0.	0x00
20	w	<b>PD_CLR4</b>	IO pin PD4 clear data bit. This bit is no effect for writing 0.	0x00
19	w	<b>PD_CLR3</b>	IO pin PD3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	<b>PD_CLR2</b>	IO pin PD2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	<b>PD_CLR1</b>	IO pin PD1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	<b>PD_CLR0</b>	IO pin PD0 clear data bit. This bit is no effect for writing 0. When the related PD_SETn bit and PD_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	<b>PD_SET15</b>	IO pin PD15 set data bit. This bit is no effect for writing 0.	0x00
14	w	<b>PD_SET14</b>	IO pin PD14 set data bit. This bit is no effect for writing 0.	0x00
13	w	<b>PD_SET13</b>	IO pin PD13 set data bit. This bit is no effect for writing 0.	0x00
12	w	<b>PD_SET12</b>	IO pin PD12 set data bit. This bit is no effect for writing 0.	0x00
11	w	<b>PD_SET11</b>	IO pin PD11 set data bit. This bit is no effect for writing 0.	0x00
10	w	<b>PD_SET10</b>	IO pin PD10 set data bit. This bit is no effect for writing 0.	0x00
9	w	<b>PD_SET9</b>	IO pin PD9 set data bit. This bit is no effect for writing 0.	0x00
8	w	<b>PD_SET8</b>	IO pin PD8 set data bit. This bit is no effect for writing 0.	0x00
7	w	<b>PD_SET7</b>	IO pin PD7 set data bit. This bit is no effect for writing 0.	0x00
6	w	<b>PD_SET6</b>	IO pin PD6 set data bit. This bit is no effect for writing 0.	0x00
5	w	<b>PD_SET5</b>	IO pin PD5 set data bit. This bit is no effect for writing 0.	0x00
4	w	<b>PD_SET4</b>	IO pin PD4 set data bit. This bit is no effect for writing 0.	0x00
3	w	<b>PD_SET3</b>	IO pin PD3 set data bit. This bit is no effect for writing 0.	0x00
2	w	<b>PD_SET2</b>	IO pin PD2 set data bit. This bit is no effect for writing 0.	0x00
1	w	<b>PD_SET1</b>	IO pin PD1 set data bit. This bit is no effect for writing 0.	0x00
0	w	<b>PD_SET0</b>	IO pin PD0 set data bit. This bit is no effect for writing 0. When the related PD_SETn bit and PD_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.25. PD port set and clear register 0

<b>PD_SCR0</b>	<b>PD port set and clear register 0</b>
Offset Address :	0x70
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							<b>PD_SC3</b>
23	22	21	20	19	18	17	16
Reserved							<b>PD_SC2</b>
15	14	13	12	11	10	9	8
Reserved							<b>PD_SC1</b>
7	6	5	4	3	2	1	0
Reserved							<b>PD_SC0</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>PD_SC3</b>	GPIO Port set or clear bit for PD3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	<b>PD_SC2</b>	GPIO Port set or clear bit for PD2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00



8	rw	<b>PD_SC1</b>	GPIO Port set or clear bit for PD1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>PD_SC0</b>	GPIO Port set or clear bit for PD0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.26. PD port set and clear register 1

<b>PD_SCR1</b>	<b>PD port set and clear register 1</b>
Offset Address :	<b>0x74</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							<b>PD_SC7</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>							<b>PD_SC6</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							<b>PD_SC5</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>PD_SC4</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00
24	rw	<b>PD_SC7</b>	GPIO Port set or clear bit for PD7. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	<b>Reserved</b>	Reserved	0x00
16	rw	<b>PD_SC6</b>	GPIO Port set or clear bit for PD6. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>PD_SC5</b>	GPIO Port set or clear bit for PD5. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>PD_SC4</b>	GPIO Port set or clear bit for PD4. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.27. PD port set and clear register 2

<b>PD_SCR2</b>	<b>PD port set and clear register 2</b>
Offset Address :	<b>0x78</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							<b>PD_SC11</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>							<b>PD_SC10</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							<b>PD_SC9</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>PD_SC8</b>

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00
24	rw	<b>PD_SC11</b>	GPIO Port set or clear bit for PD11. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

23..17	-	Reserved	Reserved	0x00
16	rw	PD_SC10	GPIO Port set or clear bit for PD10. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PD_SC9	GPIO Port set or clear bit for PD9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC8	GPIO Port set or clear bit for PD8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.28. PD port set and clear register 3

<b>PD_SCR3</b>	<b>PD port set and clear register 3</b>
Offset Address :	Reset Value :

0x7C

0x00000000

31	30	29	28	27	26	25	24
Reserved							PD_SC15
23	22	21	20	19	18	17	16
Reserved							PD_SC14
15	14	13	12	11	10	9	8
Reserved							PD_SC13
7	6	5	4	3	2	1	0
Reserved							PD_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PD_SC15	GPIO Port set or clear bit for PD15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PD_SC14	GPIO Port set or clear bit for PD14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PD_SC13	GPIO Port set or clear bit for PD13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PD_SC12	GPIO Port set or clear bit for PD12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.29. PE output data register

<b>PE_OUT</b>	<b>PE output data register</b>
Offset Address :	Reset Value :

0x80

0xFFFFFFFF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_OUT15	PE_OUT14	PE_OUT13	PE_OUT12	Reserved	Reserved	PE_OUT9	PE_OUT8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_OUT3	PE_OUT2	PE_OUT1	PE_OUT0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0xFFFF
15	rw	PE_OUT15	IO pin PE15 output data bit.	0x01
14	rw	PE_OUT14	IO pin PE14 output data bit.	0x01
13	rw	PE_OUT13	IO pin PE13 output data bit.	0x01
12	rw	PE_OUT12	IO pin PE12 output data bit.	0x01
11	-	Reserved	Reserved	0x01
10	-	Reserved	Reserved	0x01
9	rw	PE_OUT9	IO pin PE9 output data bit.	0x01
8	rw	PE_OUT8	IO pin PE8 output data bit.	0x01
7	-	Reserved	Reserved	0x01
6	-	Reserved	Reserved	0x01
5	-	Reserved	Reserved	0x01
4	-	Reserved	Reserved	0x01
3	rw	PE_OUT3	IO pin PE3 output data bit.	0x01
2	rw	PE_OUT2	IO pin PE2 output data bit.	0x01
1	rw	PE_OUT1	IO pin PE1 output data bit.	0x01
0	rw	PE_OUT0	IO pin PE0 output data bit.	0x01

### 1.1.30. PE input data register

PE_IN	PE input data register
Offset Address :	0x84
Reset Value :	0x00000CF0

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PE_IN15	PE_IN14	PE_IN13	PE_IN12	Reserved	Reserved	PE_IN9	PE_IN8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_IN3	PE_IN2	PE_IN1	PE_IN0

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	r	PE_IN15	IO pin PE15 input pin status.	0x00
14	r	PE_IN14	IO pin PE14 input pin status.	0x00
13	r	PE_IN13	IO pin PE13 input pin status.	0x00
12	r	PE_IN12	IO pin PE12 input pin status.	0x00
11	-	Reserved	Reserved	0x01
10	-	Reserved	Reserved	0x01
9	r	PE_IN9	IO pin PE9 input pin status.	0x00
8	r	PE_IN8	IO pin PE8 input pin status.	0x00
7	-	Reserved	Reserved	0x01
6	-	Reserved	Reserved	0x01
5	-	Reserved	Reserved	0x01
4	-	Reserved	Reserved	0x01
3	r	PE_IN3	IO pin PE3 input pin status.	0x00
2	r	PE_IN2	IO pin PE2 input pin status.	0x00
1	r	PE_IN1	IO pin PE1 input pin status.	0x00
0	r	PE_IN0	IO pin PE0 input pin status.	0x00

### 1.1.31. PE port set / clear register

PE_SC	PE port set / clear register
Offset Address :	0x88
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
PE_CLR15	PE_CLR14	PE_CLR13	PE_CLR12	Reserved	Reserved	PE_CLR9	PE_CLR8

23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	PE_CLR3	PE_CLR2	PE_CLR1	PE_CLR0
15	14	13	12	11	10	9	8
PE_SET15	PE_SET14	PE_SET13	PE_SET12	Reserved	Reserved	PE_SET9	PE_SET8
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	PE_SET3	PE_SET2	PE_SET1	PE_SET0

Bit	Attr	Bit Name	Description	Reset
31	w	PE_CLR15	IO pin PE15 clear data bit. This bit is no effect for writing 0.	0x00
30	w	PE_CLR14	IO pin PE14 clear data bit. This bit is no effect for writing 0.	0x00
29	w	PE_CLR13	IO pin PE13 clear data bit. This bit is no effect for writing 0.	0x00
28	w	PE_CLR12	IO pin PE12 clear data bit. This bit is no effect for writing 0.	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	w	PE_CLR9	IO pin PE9 clear data bit. This bit is no effect for writing 0.	0x00
24	w	PE_CLR8	IO pin PE8 clear data bit. This bit is no effect for writing 0.	0x00
23	-	Reserved	Reserved	0x00
22	-	Reserved	Reserved	0x00
21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19	w	PE_CLR3	IO pin PE3 clear data bit. This bit is no effect for writing 0.	0x00
18	w	PE_CLR2	IO pin PE2 clear data bit. This bit is no effect for writing 0.	0x00
17	w	PE_CLR1	IO pin PE1 clear data bit. This bit is no effect for writing 0.	0x00
16	w	PE_CLR0	IO pin PE0 clear data bit. This bit is no effect for writing 0. When the related PE_SETn bit and PE_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00
15	w	PE_SET15	IO pin PE15 set data bit. This bit is no effect for writing 0.	0x00
14	w	PE_SET14	IO pin PE14 set data bit. This bit is no effect for writing 0.	0x00
13	w	PE_SET13	IO pin PE13 set data bit. This bit is no effect for writing 0.	0x00
12	w	PE_SET12	IO pin PE12 set data bit. This bit is no effect for writing 0.	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	w	PE_SET9	IO pin PE9 set data bit. This bit is no effect for writing 0.	0x00
8	w	PE_SET8	IO pin PE8 set data bit. This bit is no effect for writing 0.	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	w	PE_SET3	IO pin PE3 set data bit. This bit is no effect for writing 0.	0x00
2	w	PE_SET2	IO pin PE2 set data bit. This bit is no effect for writing 0.	0x00
1	w	PE_SET1	IO pin PE1 set data bit. This bit is no effect for writing 0.	0x00
0	w	PE_SET0	IO pin PE0 set data bit. This bit is no effect for writing 0. When the related PE_SETn bit and PE_CLRn bit of a GPIO pin are both set to 1, the related data bit is set to 1 (n={0~15}).	0x00

### 1.1.32. PE port set and clear register 0

PE_SCR0		PE port set and clear register 0					
Offset Address :		0x90		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							PE_SC3
23	22	21	20	19	18	17	16
Reserved							PE_SC2
15	14	13	12	11	10	9	8
Reserved							PE_SC1
7	6	5	4	3	2	1	0
Reserved							PE_SC0

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PE_SC3	GPIO Port set or clear bit for PE3. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PE_SC2	GPIO Port set or clear bit for PE2. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC1	GPIO Port set or clear bit for PE1. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC0	GPIO Port set or clear bit for PE0. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.33. PE port set and clear register 2

<b>PE_SCR2</b>	<b>PE port set and clear register 2</b>
Offset Address :	0x98
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved							PE_SC9
7	6	5	4	3	2	1	0
Reserved							PE_SC8

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC9	GPIO Port set or clear bit for PE9. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC8	GPIO Port set or clear bit for PE8. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

### 1.1.34. PE port set and clear register 3

<b>PE_SCR3</b>	<b>PE port set and clear register 3</b>
Offset Address :	0x9C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							PE_SC15
23	22	21	20	19	18	17	16
Reserved							PE_SC14
15	14	13	12	11	10	9	8
Reserved							PE_SC13
7	6	5	4	3	2	1	0
Reserved							PE_SC12

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	PE_SC15	GPIO Port set or clear bit for PE15. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	PE_SC14	GPIO Port set or clear bit for PE14. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
15..9	-	Reserved	Reserved	0x00
8	rw	PE_SC13	GPIO Port set or clear bit for PE13. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	PE_SC12	GPIO Port set or clear bit for PE12. Write 1 to set data bit and write 0 to clear data. Read for port pin status.	0x00

## 1.1.35. IOP Register Map

IOP Register Map

Register Number = 34

0	PA_OUT0	1	PA_IN0	0	PA_SET0	0	PA_SC0	0	PA_SC4	0	PA_SC8	0	PA_SC12	0	PB_OUT0	1
1	PA_OUT1	1	PA_IN1	0	PA_SET1	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	PB_OUT1	1
2	PA_OUT2	1	PA_IN2	0	PA_SET2	0									PB_OUT2	1
3	PA_OUT3	1	PA_IN3	0	PA_SET3	0									PB_OUT3	1
4	PA_OUT4	1	PA_IN4	0	PA_SET4	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	PB_OUT4	1
5	PA_OUT5	1	PA_IN5	0	PA_SET5	0									PB_OUT5	1
6	PA_OUT6	1	PA_IN6	0	PA_SET6	0									PB_OUT6	1
7	PA_OUT7	1	PA_IN7	0	PA_SET7	0	PA_SC1	0	PA_SC5	0	PA_SC9	0	PA_SC13	0	PB_OUT7	1
8	PA_OUT8	1	PA_IN8	0	PA_SET8	0									PB_OUT8	1
9	PA_OUT9	1	PA_IN9	0	PA_SET9	0									PB_OUT9	1
10	PA_OUT10	1	PA_IN10	0	PA_SET10	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	PB_OUT10	1
11	PA_OUT11	1	PA_IN11	0	PA_SET11	0									PB_OUT11	1
12	PA_OUT12	1	PA_IN12	0	PA_SET12	0									PB_OUT12	1
13	PA_OUT13	1	PA_IN13	0	PA_SET13	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	PB_OUT13	1
14	PA_OUT14	1	PA_IN14	0	PA_SET14	0									PB_OUT14	1
15	PA_OUT15	1	PA_IN15	0	PA_SET15	0									PB_OUT15	1
16	Reserved	1	Reserved	0	PA_CLR0	0	PA_SC2	0	PA_SC6	0	PA_SC10	0	PA_SC14	0	Reserved	1
17		PA_CLR1		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0				
18		PA_CLR2		0												
19		PA_CLR3		0												
20		PA_CLR4		0												
21		PA_CLR5		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0				
22		PA_CLR6		0												
23		PA_CLR7		0												
24		PA_CLR8		0												
25		PA_CLR9		0	PA_SC3	0	PA_SC7	0	PA_SC11	0	PA_SC15	0				
26		PA_CLR10		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0				
27	PA_CLR11	0														
28	PA_CLR12	0														
29	PA_CLR13	0														
30	PA_CLR14	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0						
31	PA_CLR15	0														
Offset	Register	Reset	0x00	0x04	0x08	0x10	0x14	0x18	0x1C	0x20	Reset	0xFFFFFFFF				

MG32F02N Register Definitions (2025\_0401) Page-40



Page-41

0x78	PD_SCR2	Reserved	PD_SC11	Reserved	PD_SC10	Reserved	PD_SC9	Reserved	PD_SC8
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0
0x7C	PD_SCR3	Reserved	PD_SC15	Reserved	PD_SC14	Reserved	PD_SC13	Reserved	PD_SC12
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0
0x80	PE_OUT	Reserved	Reserved	Reserved	Reserved	PE_OUT15	PE_OUT8	PE_OUT1	PE_OUT0
Reset	0xFFFFFFFF					1	1	1	1
0x84	PE_IN					PE_IN15	PE_IN8	PE_IN1	PE_IN0
Reset	0x00000CF0					0 0 0 0 0 0 0 0	0 1 1 1	0 0 0 0	0
0x88	PE_SC	PE_CLR15	PE_CLR8	PE_CLR9	PE_CLR0	PE_SET15	PE_SET8	PE_SET1	PE_SET0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0	0
0x90	PE_SCR0	Reserved	PE_SC3	Reserved	PE_SC2	Reserved	PE_SC1	Reserved	PE_SC0
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0
0x98	PE_SCR2	Reserved	Reserved	Reserved	Reserved	Reserved	PE_SC9	Reserved	PE_SC8
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0
0x9C	PE_SCR3	Reserved	PE_SC15	Reserved	PE_SC14	Reserved	PE_SC13	Reserved	PE_SC12
Reset	0x00000000	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0	0

## 1.2. Port A Configure Registers

<b>Port A Configure</b>	<b>(PA) Port A IO Mode Configure</b>
Base Address :	<b>0x44000000</b>

### 1.2.1. PA0 IO control register

PA_CR0	PA0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC0	Reserved
15	14	13	12	11	10	9	8
PA_AFS0[3:0]				PA_FDIV0[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV0	Reserved	PA_PU0	Reserved	PA_HS0	PA_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC0	PA0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS0	PA0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA0 0x1 = AF1 : Reserved 0x2 = AF2 : ASB_P0 0x3 = AF3 : NCO_P0 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_CKO 0x6 = AF6 : SDT_P0 0x7 = AF7 : CCL_P0 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC00 0xB = AF11 : URT4_TX 0xC = AF12 : Reserved ANA0 ~ ADC_I0 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV0	PA0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV0	PA0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU0	PA0 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS0	PA0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM0	PA0 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.2.2. PA1 IO control register

<b>PA_CR1</b>	<b>PA1 IO control register</b>
Offset Address :	<b>0x04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC1	Reserved
15	14	13	12	11	10	9	8
PA_AFS1[3:0]				PA_FDIV1[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV1	Reserved	PA_PU1	Reserved	PA_HS1	PA_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC1	PA1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS1	PA1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA1 0x1 = AF1 : CPU_NMI 0x2 = AF2 : ASB_P1 0x3 = AF3 : NCO_CK0 0x4 = AF4 : URT1_BRO 0x5 = AF5 : TM20_OC10 0x6 = AF6 : Reserved 0x7 = AF7 : CCL_P1 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC10 0xB = AF11 : URT4_RX 0xC = AF12 : LCD_P0 ANA0 ~ ADC_I1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV1	PA1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV1	PA1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU1	PA1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS1	PA1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM1	PA1 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.2.3. PA2 IO control register

<b>PA_CR2</b>	<b>PA2 IO control register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC2	Reserved
15	14	13	12	11	10	9	8
PA_AFS2[3:0]				PA_FDIV2[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV2	Reserved	PA_PU2	Reserved	PA_HS2	PA_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC2	PA2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS2	PA2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA2 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : ASB_P2 0x3 = AF3 : ASB_CK0 0x4 = AF4 : URT1_CTS 0x5 = AF5 : CAN0_TX 0x6 = AF6 : SDT_I0 0x7 = AF7 : SPI0_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC2 0xB = AF11 : URT5_TX 0xC = AF12 : LCD_P1 ANA0 ~ ADC_I2 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV2	PA2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV2	PA2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU2	PA2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS2	PA2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM2	PA2 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

#### 1.2.4. PA3 IO control register

<b>PA_CR3</b>	<b>PA3 IO control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC3	Reserved
15	14	13	12	11	10	9	8
PA_AFS3[3:0]				PA_FDIV3[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV3	Reserved	PA_PU3	Reserved	PA_HS3	PA_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC3	PA3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS3	PA3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA3 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : ASB_P3 0x3 = AF3 : ASB_CK1 0x4 = AF4 : URT1_RTS 0x5 = AF5 : CAN0_RX 0x6 = AF6 : SDT_I1 0x7 = AF7 : SPI0_MOSI 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC2N 0xB = AF11 : URT5_RX 0xC = AF12 : LCD_P2 ANA0 ~ ADC_I3 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV3	PA3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV3	PA3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU3	PA3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS3	PA3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM3	PA3 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.2.5. PA4 IO control register

<b>PA_CR4</b>	<b>PA4 IO control register</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC4	Reserved
15	14	13	12	11	10	9	8
PA_AFS4[3:0]				PA_FDIV4[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV4	Reserved	PA_PU4	Reserved	PA_HS4	PA_IOM4[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC4	PA4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS4	PA4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA4 0x1 = AF1 : Reserved 0x2 = AF2 : ASB_CK0 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM20_OC00 0xB = AF11 : URT0_TX 0xC = AF12 : LCD_P3 ANA0 ~ ADC_I4 (Set AIO mode & connect to analog macro) ANA2 ~ OP0_I0 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV4	PA4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV4	PA4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU4	PA4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS4	PA4 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM4	PA4 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

### 1.2.6. PA5 IO control register

<b>PA_CR5</b>	<b>PA5 IO control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC5	Reserved
15	14	13	12	11	10	9	8
PA_AFS5[3:0]				PA_FDIV5[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV5	Reserved	PA_PU5	Reserved	PA_HS5	PA_IOM5[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC5	PA5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS5	PA5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA5 0x1 = AF1 : Reserved 0x2 = AF2 : ASB_CK1 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM20_OC10 0xB = AF11 : URT0_RX 0xC = AF12 : LCD_P4 ANA0 ~ ADC_I5 (Set AIO mode & connect to analog macro) ANA2 ~ OP0_I1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV5	PA5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV5	PA5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU5	PA5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS5	PA5 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00



2..0	rw	<b>PA_IOM5</b>	PA5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.2.7. PA6 IO control register

<b>PA_CR6</b>	<b>PA6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC6	Reserved
15	14	13	12	11	10	9	8
PA_AFS6[3:0]				PA_FDIV6[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV6	Reserved	PA_PU6	Reserved	PA_HS6	PA_IOM6[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PA_ODC6</b>	PA6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PA_AFS6</b>	PA6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA6 0x1 = AF1 : Reserved 0x2 = AF2 : ASB_P2 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : SPI0_D3 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM20_OC0H 0xB = AF11 : URT0_CLK 0xC = AF12 : LCD_P5 ANA0 ~ ADC_I6 (Set AIO mode & connect to analog macro) ANA2 ~ OP0_P0 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PA_FDIV6</b>	PA6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PA_INV6</b>	PA6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PA_PU6</b>	PA6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PA_HS6</b>	PA6 pin output high speed mode enable bit. 0 = Disable	0x00

			1 = Enable	
2..0	rw	PA_IOM6	PA6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.8. PA7 IO control register

<b>PA_CR7</b>	<b>PA7 IO control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC7	Reserved
15	14	13	12	11	10	9	8
PA_AFS7[3:0]				PA_FDIV7[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV7	Reserved	PA_PU7	Reserved	PA_HS7	PA_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC7	PA7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS7	PA7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA7 0x1 = AF1 : Reserved 0x2 = AF2 : ASB_P3 0x3 = AF3 : Reserved 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : Reserved 0x7 = AF7 : SPI0_D2 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM20_OC1H 0xB = AF11 : URT0_NSS 0xC = AF12 : LCD_P6 ANA0 ~ ADC_I7 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV7	PA7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV7	PA7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU7	PA7 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PA_HS7	PA7 pin output high speed mode enable bit. 0 = Disable	0x00

			1 = Enable	
2..0	rw	PA_IOM7	PA7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.9. PA8 IO control register

PA_CR8	PA8 IO control register
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC8	Reserved
15	14	13	12	11	10	9	8
PA_AFS8[3:0]				PA_FDIV8[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV8	Reserved	PA_PU8	Reserved	PA_HS8	PA_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC8	PA8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS8	PA8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA8 0x1 = AF1 : DMA_TRG0 0x2 = AF2 : ASB_P0 0x3 = AF3 : I2C0_SCL 0x4 = AF4 : URT2_BRO 0x5 = AF5 : SDT_I0 0x6 = AF6 : TM20_IC0 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC0H 0xB = AF11 : URT4_TX 0xC = AF12 : LCD_P7 ANA0 ~ ADC_I8 (Set AIO mode & connect to analog macro) ANA1 ~ CMP0_I0 (Set AIO mode & connect to analog macro) ANA2 ~ VBG_OUT (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV8	PA8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV8	PA8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU8	PA8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00

3	rw	<b>PA_HS8</b>	PA8 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PA_IOM8</b>	PA8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.10. PA9 IO control register

<b>PA_CR9</b>	<b>PA9 IO control register</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PA_ODC9</b>	Reserved
15	14	13	12	11	10	9	8
<b>PA_AFS9[3:0]</b>				<b>PA_FDIV9[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PA_INV9</b>	Reserved	<b>PA_PU9</b>	Reserved	<b>PA_HS9</b>	<b>PA_IOM9[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PA_ODC9</b>	PA9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PA_AFS9</b>	PA9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA9 0x1 = AF1 : DMA_TRG1 0x2 = AF2 : ASB_P1 0x3 = AF3 : I2C1_SCL 0x4 = AF4 : URT2_TMO 0x5 = AF5 : ASB_CK0 0x6 = AF6 : TM20_IC1 0x7 = AF7 : SPI0_MISO 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC1H 0xB = AF11 : URT5_TX 0xC = AF12 : LCD_P8 ANA0 ~ ADC_I9 (Set AIO mode & connect to analog macro) ANA1 ~ CMP0_I1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PA_FDIV9</b>	PA9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PA_INV9</b>	PA9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PA_PU9</b>	PA9 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00

4	-	Reserved	Reserved	0x00
3	rw	PA_HS9	PA9 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM9	PA9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.11. PA10 IO control register

<b>PA_CR10</b>	<b>PA10 IO control register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC10	Reserved
15	14	13	12	11	10	9	8
PA_AFS10[3:0]				PA_FDIV10[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV10	Reserved	PA_PU10	Reserved	PA_HS10	PA_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC10	PA10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS10	PA10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA10 0x1 = AF1 : TM36_BK0 0x2 = AF2 : SPI0_D2 0x3 = AF3 : I2C0_SDA 0x4 = AF4 : URT2_CTS 0x5 = AF5 : SDT_I1 0x6 = AF6 : TM26_IC0 0x7 = AF7 : SPI0_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC2H 0xB = AF11 : URT4_RX 0xC = AF12 : LCD_P9 ANA0 ~ ADC_I10 (Set AIO mode & connect to analog macro) ANA1 ~ CMP1_I0 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV10	PA10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV10	PA10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU10	PA10 pin pull-up resistor enable bit. 0 = Disable	0x00

			1 = Enable	
4	-	Reserved	Reserved	0x00
3	rw	PA_HS10	PA10 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM10	PA10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.12. PA11 IO control register

<b>PA_CR11</b>	<b>PA11 IO control register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC11	Reserved
15	14	13	12	11	10	9	8
PA_AFS11[3:0]				PA_FDIV11[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV11	Reserved	PA_PU11	Reserved	PA_HS11	PA_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC11	PA11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS11	PA11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA11 0x1 = AF1 : Reserved 0x2 = AF2 : SPI0_D3 0x3 = AF3 : I2C1_SDA 0x4 = AF4 : URT2_RTS 0x5 = AF5 : TM20_OC1N 0x6 = AF6 : TM26_IC1 0x7 = AF7 : SPI0_MOSI 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC3H 0xB = AF11 : URT5_RX 0xC = AF12 : LCD_P10 ANA0 ~ ADC_I11 (Set AIO mode & connect to analog macro) ANA1 ~ CMP1_I1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV11	PA11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV11	PA11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU11	PA11 pin pull-up resistor enable bit.	0x00

			0 = Disable 1 = Enable	
4	-	Reserved	Reserved	0x00
3	rw	PA_HS11	PA11 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM11	PA11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.13. PA12 IO control register

<b>PA_CR12</b>	<b>PA12 IO control register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC12	Reserved
15	14	13	12	11	10	9	8
PA_AFS12[3:0]				PA_FDIV12[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV12	Reserved	PA_PU12	Reserved	PA_HS12	PA_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC12	PA12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS12	PA12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA12 0x1 = AF1 : Reserved 0x2 = AF2 : MF_S0 0x3 = AF3 : Reserved 0x4 = AF4 : URT1_BRO 0x5 = AF5 : TM10_ETR 0x6 = AF6 : TM36_IC0 0x7 = AF7 : SPI0_D5 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM26_OC00 0xB = AF11 : URT6_TX 0xC = AF12 : LCD_P11 ANA0 ~ ADC_I12 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV12	PA12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV12	PA12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PA_PU12	PA12 pin pull-up resistor enable bit.	0x00

			0 = Disable 1 = Enable	
4	-	Reserved	Reserved	0x00
3	rw	PA_HS12	PA12 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PA_IOM12	PA12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.14. PA13 IO control register

<b>PA_CR13</b>	<b>PA13 IO control register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PA_ODC13	Reserved
15	14	13	12	11	10	9	8
PA_AFS13[3:0]				PA_FDIV13[1:0]		Reserved	
7	6	5	4	3	2	1	0
PA_INV13	Reserved	PA_PU13	Reserved	PA_HS13	PA_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PA_ODC13	PA13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PA_AFS13	PA13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA13 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : MF_S1 0x3 = AF3 : URT0_BRO 0x4 = AF4 : URT1_TMO 0x5 = AF5 : TM10_TRGO 0x6 = AF6 : TM36_IC1 0x7 = AF7 : SPI0_D6 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM26_OC10 0xB = AF11 : URT6_RX 0xC = AF12 : LCD_P12 ANA0 ~ ADC_I13 (Set AIO mode & connect to analog macro) ANA2 ~ ADC_PGA (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PA_FDIV13	PA13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PA_INV13	PA13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00



5	rw	<b>PA_PU13</b>	PA13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>PA_HS13</b>	PA13 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PA_IOM13</b>	PA13 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.15. PA14 IO control register

<b>PA_CR14</b>	<b>PA14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>PA_ODC14</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>PA_AFS14[3:0]</b>				<b>PA_FDIV14[1:0]</b>		<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>PA_INV14</b>	<b>Reserved</b>	<b>PA_PU14</b>	<b>Reserved</b>	<b>PA_HS14</b>	<b>PA_IOM14[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>PA_ODC14</b>	PA14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PA_AFS14</b>	PA14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA14 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : OBM_I0 0x3 = AF3 : URT0_TMO 0x4 = AF4 : URT1_CTS 0x5 = AF5 : TM16_ETR 0x6 = AF6 : TM36_IC2 0x7 = AF7 : SPI0_D7 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM26_OC0H 0xB = AF11 : URT7_TX 0xC = AF12 : LCD_P13 ANA0 ~ ADC_I14 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PA_FDIV14</b>	PA14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PA_INV14</b>	PA14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00

5	rw	<b>PA_PU14</b>	PA14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>PA_HS14</b>	PA14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PA_IOM14</b>	PA14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.16. PA15 IO control register

<b>PA_CR15</b>	<b>PA15 IO control register</b>
Offset Address :	<b>0x3C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>PA_ODC15</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>PA_AFS15[3:0]</b>				<b>PA_FDIV15[1:0]</b>		<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>PA_INV15</b>	<b>Reserved</b>	<b>PA_PU15</b>	<b>Reserved</b>	<b>PA_HS15</b>	<b>PA_IOM15[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>PA_ODC15</b>	PA15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PA_AFS15</b>	PA15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPA15 0x1 = AF1 : CPU_NMI 0x2 = AF2 : OBM_I1 0x3 = AF3 : URT0_DE 0x4 = AF4 : URT1_RTS 0x5 = AF5 : TM16_TRGO 0x6 = AF6 : TM36_IC3 0x7 = AF7 : SPI0_D4 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM26_OC1H 0xB = AF11 : URT7_RX 0xC = AF12 : LCD_P14 ANA0 ~ ADC_I15 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PA_FDIV15</b>	PA15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PA_INV15</b>	PA15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00

5	rw	<b>PA_PU15</b>	PA15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>PA_HS15</b>	PA15 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PA_IOM15</b>	PA15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.2.17. PA port input filter control register

<b>PA_FLT</b>	<b>PA port input filter control register</b>
Offset Address :	<b>0x40</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>Reserved</b>			<b>PA_FCKS[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..3	-	<b>Reserved</b>	Reserved	0x00
2..0	rw	<b>PA_FCKS</b>	PA port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.2.18. PA Register Map

PA Register Map

Register Number = 17

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													</
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

0x20	PA_CR8	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	PA_CR9	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	PA_CR10	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	PA_CR11	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	PA_CR12	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	PA_CR13	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	PA_CR14	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	PA_CR15	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	PA_FLT	Reserved															
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 1.3. Port B Configure Registers

<b>Port B Configure</b>	<b>(PB) Port B IO Mode Configure</b>
Base Address :	<b>0x44010000</b>

#### 1.3.1. PB0 IO control register

PB_CR0		PB0 IO control register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC0[1:0]	
15	14	13	12	11	10	9	8
PB_AFS0[3:0]				PB_FDIV0[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV0	Reserved	PB_PU0	Reserved	PB_HS0	PB_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PB_ODC0	PB0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PB_AFS0	PB0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB0 0x1 = AF1 : I2C1_SCL 0x2 = AF2 : SPI0_NSS 0x3 = AF3 : TM01_ETR 0x4 = AF4 : TM00_CKO 0x5 = AF5 : TM16_ETR 0x6 = AF6 : TM26_IC0 0x7 = AF7 : TM36_ETR 0x8 = AF8 : Reserved 0x9 = AF9 : URT1_NSS 0xA = AF10 : URT2_NSS 0xB = AF11 : URT6_TX 0xC = AF12 : LCD_P15 ANA1 ~ CMP_C0 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PB_FDIV0	PB0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV0	PB0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU0	PB0 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS0	PB0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM0	PB0 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

### 1.3.2. PB1 IO control register

<b>PB_CR1</b>	<b>PB1 IO control register</b>
Offset Address :	<b>0x04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC1[1:0]	
15	14	13	12	11	10	9	8
PB_AFS1[3:0]				PB_FDIV1[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV1	Reserved	PB_PU1	Reserved	PB_HS1	PB_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PB_ODC1	PB1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PB_AFS1	PB1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB1 0x1 = AF1 : I2C1_SDA 0x2 = AF2 : SPI0_MISO 0x3 = AF3 : TM01_TRGO 0x4 = AF4 : TM10_CKO 0x5 = AF5 : TM16_TRGO 0x6 = AF6 : TM26_IC1 0x7 = AF7 : TM36_TRGO 0x8 = AF8 : TM00_TRGO 0x9 = AF9 : URT1_RX 0xA = AF10 : URT2_CLK 0xB = AF11 : URT6_RX 0xC = AF12 : LCD_P16 ANA1 ~ CMP_C1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PB_FDIV1	PB1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV1	PB1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU1	PB1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS1	PB1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PB_IOM1</b>	PB1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.3.3. PB2 IO control register

<b>PB_CR2</b>	<b>PB2 IO control register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PB_ODC2[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PB_AFS2[3:0]</b>				<b>PB_FDIV2[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PB_INV2</b>	Reserved	<b>PB_PU2</b>	Reserved	<b>PB_HS2</b>	<b>PB_IOM2[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PB_ODC2</b>	PB2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PB_AFS2</b>	PB2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB2 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : SPI0_CLK 0x3 = AF3 : TM01_CKO 0x4 = AF4 : URT2_TX 0x5 = AF5 : TM16_CKO 0x6 = AF6 : TM26_OC0H 0x7 = AF7 : I2C0_SDA 0x8 = AF8 : TM10_TRGO 0x9 = AF9 : URT1_CLK 0xA = AF10 : URT0_TX 0xB = AF11 : URT7_TX 0xC = AF12 : LCD_P17	0x00
11..10	rw	<b>PB_FDIV2</b>	PB2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PB_INV2</b>	PB2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PB_PU2</b>	PB2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PB_HS2</b>	PB2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00



2..0	rw	<b>PB_IOM2</b>	PB2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.3.4. PB3 IO control register

<b>PB_CR3</b>	<b>PB3 IO control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PB_ODC3[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PB_AFS3[3:0]</b>				<b>PB_FDIV3[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PB_INV3</b>	Reserved	<b>PB_PU3</b>	Reserved	<b>PB_HS3</b>	<b>PB_IOM3[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PB_ODC3</b>	PB3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PB_AFS3</b>	PB3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB3 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : SPI0_MOSI 0x3 = AF3 : NCO_P0 0x4 = AF4 : URT2_RX 0x5 = AF5 : TM36_CKO 0x6 = AF6 : TM26_OC1H 0x7 = AF7 : I2C0_SCL 0x8 = AF8 : TM20_TRGO 0x9 = AF9 : URT1_TX 0xA = AF10 : URT0_RX 0xB = AF11 : URT7_RX 0xC = AF12 : LCD_P18	0x00
11..10	rw	<b>PB_FDIV3</b>	PB3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PB_INV3</b>	PB3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PB_PU3</b>	PB3 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PB_HS3</b>	PB3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PB_IOM3</b>	PB3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.3.5. PB4 IO control register

<b>PB_CR4</b>	<b>PB4 IO control register</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PB_ODC4[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PB_AFS4[3:0]</b>				<b>PB_FDIV4[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PB_INV4</b>	Reserved	<b>PB_PU4</b>	Reserved	<b>PB_HS4</b>	<b>PB_IOM4[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PB_ODC4</b>	PB4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PB_AFS4</b>	PB4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB4 0x1 = AF1 : TM01_CKO 0x2 = AF2 : SPI0_D3 0x3 = AF3 : TM26_TRGO 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_IC0 0x6 = AF6 : TM36_IC0 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : Reserved 0xC = AF12 : LCD_P19	0x00
11..10	rw	<b>PB_FDIV4</b>	PB4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PB_INV4</b>	PB4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PB_PU4</b>	PB4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PB_HS4</b>	PB4 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PB_IOM4</b>	PB4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.3.6. PB5 IO control register

<b>PB_CR5</b>	<b>PB5 IO control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PB_ODC5[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PB_AFS5[3:0]</b>				<b>PB_FDIV5[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PB_INV5</b>	Reserved	<b>PB_PU5</b>	Reserved	<b>PB_HS5</b>	<b>PB_IOM5[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PB_ODC5</b>	PB5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PB_AFS5</b>	PB5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB5 0x1 = AF1 : TM16_CKO 0x2 = AF2 : SPI0_D2 0x3 = AF3 : TM26_ETR 0x4 = AF4 : URT2_NSS 0x5 = AF5 : TM20_IC1 0x6 = AF6 : TM36_IC1 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : Reserved 0xC = AF12 : LCD_P20	0x00
11..10	rw	<b>PB_FDIV5</b>	PB5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PB_INV5</b>	PB5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PB_PU5</b>	PB5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PB_HS5</b>	PB5 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PB_IOM5</b>	PB5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.3.7. PB6 IO control register

<b>PB_CR6</b>	<b>PB6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC6	Reserved
15	14	13	12	11	10	9	8
PB_AFS6[3:0]				PB_FDIV6[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV6	Reserved	PB_PU6	Reserved	PB_HS6	PB_IOM6[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PB_ODC6</b>	PB6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PB_AFS6</b>	PB6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB6 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : SPI0_NSSI 0x3 = AF3 : URT0_BRO 0x4 = AF4 : URT2_CTS 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM36_IC2 0x7 = AF7 : CAN0_TX 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT2_TX 0xC = AF12 : LCD_P21	0x00
11..10	rw	<b>PB_FDIV6</b>	PB6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PB_INV6</b>	PB6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PB_PU6</b>	PB6 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PB_HS6</b>	PB6 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PB_IOM6</b>	PB6 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

### 1.3.8. PB7 IO control register

<b>PB_CR7</b>	<b>PB7 IO control register</b>
Offset Address :	<b>0x1C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC7	Reserved
15	14	13	12	11	10	9	8
PB_AFS7[3:0]				PB_FDIV7[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV7	Reserved	PB_PU7	Reserved	PB_HS7	PB_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC7	PB7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS7	PB7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB7 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_TMO 0x4 = AF4 : URT2_RTS 0x5 = AF5 : TM20_TRGO 0x6 = AF6 : TM36_IC3 0x7 = AF7 : CAN0_RX 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT2_RX 0xC = AF12 : LCD_P22	0x00
11..10	rw	PB_FDIV7	PB7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV7	PB7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU7	PB7 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS7	PB7 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM7	PB7 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

## 1.3.9. PB8 IO control register

<b>PB_CR8</b>	<b>PB8 IO control register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC8[1:0]	
15	14	13	12	11	10	9	8
PB_AFS8[3:0]				PB_FDIV8[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV8	Reserved	PB_PU8	Reserved	PB_HS8	PB_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PB_ODC8	PB8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PB_AFS8	PB8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB8 0x1 = AF1 : CMP0_P0 0x2 = AF2 : RTC_OUT 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT2_BRO 0x5 = AF5 : TM20_OC01 0x6 = AF6 : TM36_OC01 0x7 = AF7 : SPI0_D3 0x8 = AF8 : Reserved 0x9 = AF9 : SDT_P0 0xA = AF10 : OBM_P0 0xB = AF11 : URT4_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PB_FDIV8	PB8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV8	PB8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU8	PB8 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS8	PB8 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM8	PB8 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

## 1.3.10. PB9 IO control register

<b>PB_CR9</b>	<b>PB9 IO control register</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC9[1:0]	
15	14	13	12	11	10	9	8
PB_AFS9[3:0]				PB_FDIV9[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV9	Reserved	PB_PU9	Reserved	PB_HS9	PB_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PB_ODC9	PB9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PB_AFS9	PB9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB9 0x1 = AF1 : CMP1_P0 0x2 = AF2 : RTC_TS 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT2_TMO 0x5 = AF5 : TM20_OC02 0x6 = AF6 : TM36_OC02 0x7 = AF7 : SPI0_D2 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : OBM_P1 0xB = AF11 : URT4_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PB_FDIV9	PB9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV9	PB9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU9	PB9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS9	PB9 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM9	PB9 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

## 1.3.11. PB10 IO control register

<b>PB_CR10</b>	<b>PB10 IO control register</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC10	Reserved
15	14	13	12	11	10	9	8
PB_AFS10[3:0]				PB_FDIV10[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV10	Reserved	PB_PU10	Reserved	PB_HS10	PB_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC10	PB10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS10	PB10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB10 0x1 = AF1 : Reserved 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_NSS 0x4 = AF4 : URT2_DE 0x5 = AF5 : TM20_OC11 0x6 = AF6 : TM36_OC11 0x7 = AF7 : URT1_TX 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : SPI0_NSSI 0xB = AF11 : TM00_ETR 0xC = AF12 : LCD_P23	0x00
11..10	rw	PB_FDIV10	PB10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV10	PB10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU10	PB10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS10	PB10 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM10	PB10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00



		0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

## 1.3.12. PB11 IO control register

<b>PB_CR11</b>	<b>PB11 IO control register</b>
Offset Address :	<b>0x2C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC11	Reserved
15	14	13	12	11	10	9	8
PB_AFS11[3:0]				PB_FDIV11[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV11	Reserved	PB_PU11	Reserved	PB_HS11	PB_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC11	PB11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS11	PB11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB11 0x1 = AF1 : Reserved 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_DE 0x4 = AF4 : IR_OUT 0x5 = AF5 : TM20_OC12 0x6 = AF6 : TM36_OC12 0x7 = AF7 : URT1_RX 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : DMA_TRG0 0xB = AF11 : URT0_CLK 0xC = AF12 : LCD_P24	0x00
11..10	rw	PB_FDIV11	PB11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV11	PB11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU11	PB11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS11	PB11 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM11	PB11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output	0x00

		0x3 = DIN : Digital input	
--	--	---------------------------	--

## 1.3.13. PB12 IO control register

<b>PB_CR12</b>	<b>PB12 IO control register</b>
Offset Address :	<b>0x30</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC12	Reserved
15	14	13	12	11	10	9	8
PB_AFS12[3:0]				PB_FDIV12[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV12	Reserved	PB_PU12	Reserved	PB_HS12	PB_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC12	PB12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS12	PB12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB12 0x1 = AF1 : DMA_TRG0 0x2 = AF2 : NCO_P0 0x3 = AF3 : MF_S0 0x4 = AF4 : Reserved 0x5 = AF5 : ASB_P0 0x6 = AF6 : Reserved 0x7 = AF7 : URT1_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT5_TX 0xC = AF12 : LCD_P25	0x00
11..10	rw	PB_FDIV12	PB12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV12	PB12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU12	PB12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS12	PB12 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM12	PB12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.3.14. PB13 IO control register

<b>PB_CR13</b>	<b>PB13 IO control register</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC13	Reserved
15	14	13	12	11	10	9	8
PB_AFS13[3:0]				PB_FDIV13[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV13	Reserved	PB_PU13	Reserved	PB_HS13	PB_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC13	PB13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS13	PB13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB13 0x1 = AF1 : Reserved 0x2 = AF2 : TM00_ETR 0x3 = AF3 : URT0_CTS 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM36_ETR 0x7 = AF7 : URT0_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P0 0xB = AF11 : URT4_RX 0xC = AF12 : LCD_P26	0x00
11..10	rw	PB_FDIV13	PB13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV13	PB13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU13	PB13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS13	PB13 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM13	PB13 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.3.15. PB14 IO control register

<b>PB_CR14</b>	<b>PB14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC14	Reserved
15	14	13	12	11	10	9	8
PB_AFS14[3:0]				PB_FDIV14[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV14	Reserved	PB_PU14	Reserved	PB_HS14	PB_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC14	PB14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS14	PB14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB14 0x1 = AF1 : DMA_TRG0 0x2 = AF2 : TM00_TRGO 0x3 = AF3 : URT0_RTS 0x4 = AF4 : Reserved 0x5 = AF5 : TM20_TRGO 0x6 = AF6 : TM36_BK0 0x7 = AF7 : URT0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P1 0xB = AF11 : URT4_TX 0xC = AF12 : LCD_P27	0x00
11..10	rw	PB_FDIV14	PB14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV14	PB14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU14	PB14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS14	PB14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM14	PB14 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.3.16. PB15 IO control register

<b>PB_CR15</b>	<b>PB15 IO control register</b>
Offset Address :	<b>0x3C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PB_ODC15	Reserved
15	14	13	12	11	10	9	8
PB_AFS15[3:0]				PB_FDIV15[1:0]		Reserved	
7	6	5	4	3	2	1	0
PB_INV15	Reserved	PB_PU15	Reserved	PB_HS15	PB_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PB_ODC15	PB15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PB_AFS15	PB15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPB15 0x1 = AF1 : IR_OUT 0x2 = AF2 : NCO_CK0 0x3 = AF3 : MF_S1 0x4 = AF4 : Reserved 0x5 = AF5 : ASB_P1 0x6 = AF6 : Reserved 0x7 = AF7 : URT1_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : URT2_NSS 0xB = AF11 : URT5_RX 0xC = AF12 : LCD_P28	0x00
11..10	rw	PB_FDIV15	PB15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PB_INV15	PB15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PB_PU15	PB15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PB_HS15	PB15 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PB_IOM15	PB15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.3.17. PB port input filter control register

<b>PB_FLT</b>	<b>PB port input filter control register</b>		
Offset Address :	<b>0x40</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PB_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PB_FCKS	PB port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.3.18. PB Register Map

PB Register Map

Register Number = 17

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
		Reserved								Reserved								PB_ODC0[1:0]		PB_AFS0[3:0]				PB_FDIV0[1:0]		Reserved								PB_IOM0[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PB_ODC1[1:0]		PB_AFS1[3:0]				PB_FDIV1[1:0]		Reserved								PB_IOM1[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								PB_ODC2[1:0]		PB_AFS2[3:0]				PB_FDIV2[1:0]		Reserved								PB_IOM2[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								PB_ODC3[1:0]		PB_AFS3[3:0]				PB_FDIV3[1:0]		Reserved								PB_IOM3[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								PB_ODC4[1:0]		PB_AFS4[3:0]				PB_FDIV4[1:0]		Reserved								PB_IOM4[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								PB_ODC5[1:0]		PB_AFS5[3:0]				PB_FDIV5[1:0]		Reserved								PB_IOM5[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								Reserved PB_ODC6		PB_AFS6[3:0]				PB_FDIV6[1:0]		Reserved								PB_IOM6[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
		Reserved								Reserved								Reserved PB_ODC7		PB_AFS7[3:0]				PB_FDIV7[1:0]		Reserved								PB_IOM7[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

0x20	PB_CR8	Reserved	Reserved	Reserved	PB_ODC8[1:0]	PB_AFS8[3:0]	PB_FDIV8[1:0]	Reserved	PB_INV8	Reserved	PB_HS8	PB_IOM8[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x24	PB_CR9	Reserved	Reserved	Reserved	PB_ODC9[1:0]	PB_AFS9[3:0]	PB_FDIV9[1:0]	Reserved	PB_INV9	Reserved	PB_HS9	PB_IOM9[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x28	PB_CR10	Reserved	Reserved	Reserved	PB_ODC10	PB_AFS10[3:0]	PB_FDIV10[1:0]	Reserved	PB_INV10	Reserved	PB_HS10	PB_IOM10[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x2C	PB_CR11	Reserved	Reserved	Reserved	PB_ODC11	PB_AFS11[3:0]	PB_FDIV11[1:0]	Reserved	PB_INV11	Reserved	PB_HS11	PB_IOM11[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x30	PB_CR12	Reserved	Reserved	Reserved	PB_ODC12	PB_AFS12[3:0]	PB_FDIV12[1:0]	Reserved	PB_INV12	Reserved	PB_HS12	PB_IOM12[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x34	PB_CR13	Reserved	Reserved	Reserved	PB_ODC13	PB_AFS13[3:0]	PB_FDIV13[1:0]	Reserved	PB_INV13	Reserved	PB_HS13	PB_IOM13[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x38	PB_CR14	Reserved	Reserved	Reserved	PB_ODC14	PB_AFS14[3:0]	PB_FDIV14[1:0]	Reserved	PB_INV14	Reserved	PB_HS14	PB_IOM14[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x3C	PB_CR15	Reserved	Reserved	Reserved	PB_ODC15	PB_AFS15[3:0]	PB_FDIV15[1:0]	Reserved	PB_INV15	Reserved	PB_HS15	PB_IOM15[2:0]	PB_FCKS[2:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0
0x40	PB_FLT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0	0 0	0 0	0	0	0	0 0 0	0 0 0



## 1.4. Port C Configure Registers

<b>Port C Configure</b>	<b>(PC) Port C IO Mode Configure</b>
Base Address :	<b>0x44020000</b>

### 1.4.1. PC0 IO control register

PC_CR0	PC0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC0	Reserved
15	14	13	12	11	10	9	8
PC_AFS0[3:0]				PC_FDIV0[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV0	Reserved	PC_PU0	Reserved	PC_HS0	PC_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC0	PC0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS0	PC0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC0 0x1 = AF1 : ICKO 0x2 = AF2 : TM00_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_OC00 0x6 = AF6 : TM36_OC00 0x7 = AF7 : I2C0_SCL 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : URT0_TX 0xB = AF11 : URT5_TX 0xC = AF12 : TM36_IC0	0x00
11..10	rw	PC_FDIV0	PC0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV0	PC0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU0	PC0 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS0	PC0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM0	PC0 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	
--	--	---	--

### 1.4.2. PC1 IO control register

<b>PC_CR1</b>	<b>PC1 IO control register</b>
Offset Address :	<b>0x04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC1	Reserved
15	14	13	12	11	10	9	8
PC_AFS1[3:0]				PC_FDIV1[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV1	Reserved	PC_PU1	Reserved	PC_HS1	PC_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC1	PC1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS1	PC1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC1 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : TM01_CKO 0x3 = AF3 : TM36_IC0 0x4 = AF4 : URT1_CLK 0x5 = AF5 : TM20_OC0N 0x6 = AF6 : TM36_OC0N 0x7 = AF7 : I2C0_SDA 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : URT0_RX 0xB = AF11 : URT5_RX 0xC = AF12 : LCD_P29	0x00
11..10	rw	PC_FDIV1	PC1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV1	PC1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU1	PC1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS1	PC1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM1	PC1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	
--	--	---	--

### 1.4.3. PC2 IO control register

PC_CR2	PC2 IO control register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC2	Reserved
15	14	13	12	11	10	9	8
PC_AFS2[3:0]				PC_FDIV2[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV2	Reserved	PC_PU2	Reserved	PC_HS2	PC_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC2	PC2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS2	PC2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC2 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : TM10_CKO 0x3 = AF3 : OBM_P0 0x4 = AF4 : URT2_CLK 0x5 = AF5 : TM20_OC10 0x6 = AF6 : TM36_OC10 0x7 = AF7 : SDT_I0 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : MF_S0 0xB = AF11 : Reserved 0xC = AF12 : LCD_P30	0x00
11..10	rw	PC_FDIV2	PC2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV2	PC2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU2	PC2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS2	PC2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM2	PC2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	
--	--	---	--

#### 1.4.4. PC3 IO control register

PC_CR3	PC3 IO control register
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC3	Reserved
15	14	13	12	11	10	9	8
PC_AFS3[3:0]				PC_FDIV3[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV3	Reserved	PC_PU3	Reserved	PC_HS3	PC_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC3	PC3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS3	PC3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC3 0x1 = AF1 : OBM_P1 0x2 = AF2 : TM16_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : URT1_CLK 0x5 = AF5 : TM20_OC1N 0x6 = AF6 : TM36_OC1N 0x7 = AF7 : SDT_I1 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : MF_S1 0xB = AF11 : Reserved 0xC = AF12 : LCD_P31	0x00
11..10	rw	PC_FDIV3	PC3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV3	PC3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU3	PC3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS3	PC3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM3	PC3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	
--	--	---	--

#### 1.4.5. PC4 IO control register

<b>PC_CR4</b>	<b>PC4 IO control register</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000024</b>

31	30	29	28	27	26	25	24
<b>PC_LCK4</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>PC_ODC4</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>PC_AFS4[3:0]</b>				<b>PC_FDIV4[1:0]</b>		<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>PC_INV4</b>	<b>Reserved</b>	<b>PC_PU4</b>	<b>Reserved</b>	<b>PC_HS4</b>	<b>PC_IOM4[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>PC_LCK4</b>	PC4 pin control register write un-locked control. When locked, disables the register PC_AFS4 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>PC_ODC4</b>	PC4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PC_AFS4</b>	PC4 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_SWD_PIN after chip reset. 0x0 = AF0 : GPC4 0x1 = AF1 : SWCLK 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT1_RX 0x5 = AF5 : TM36_IC2 0x6 = AF6 : TM36_OC2 0x7 = AF7 : SDT_I0 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : SDT_P0 0xB = AF11 : URT6_RX 0xC = AF12 : Reserved	0x00
11..10	rw	<b>PC_FDIV4</b>	PC4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV4</b>	PC4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>PC_PU4</b>	PC4 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x01
4	-	<b>Reserved</b>	Reserved	0x00

3	rw	<b>PC_HS4</b>	PC4 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PC_IOM4</b>	PC4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.6. PC5 IO control register

<b>PC_CR5</b>	<b>PC5 IO control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000024</b>

31	30	29	28	27	26	25	24
<b>PC_LCK5</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>PC_ODC5</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>PC_AFS5[3:0]</b>				<b>PC_FDIV5[1:0]</b>		<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>PC_INV5</b>	<b>Reserved</b>	<b>PC_PU5</b>	<b>Reserved</b>	<b>PC_HS5</b>	<b>PC_IOM5[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>PC_LCK5</b>	PC5 pin control register write un-locked control. When locked, disables the register PC_AFS5 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>PC_ODC5</b>	PC5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>PC_AFS5</b>	PC5 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_SWD_PIN after chip reset. 0x0 = AF0 : GPC5 0x1 = AF1 : SWDIO 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT1_TX 0x5 = AF5 : TM36_IC3 0x6 = AF6 : TM36_OC3 0x7 = AF7 : SDT_I1 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT6_TX 0xC = AF12 : Reserved	0x00
11..10	rw	<b>PC_FDIV5</b>	PC5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>PC_INV5</b>	PC5 pin input inverse enable bit. 0 = Disable	0x00

			1 = Enable	
6	-	Reserved	Reserved	0x00
5	rw	PC_PU5	PC5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS5	PC5 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM5	PC5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.7. PC6 IO control register

<b>PC_CR6</b>	<b>PC6 IO control register</b>
Offset Address :	0x18
Reset Value :	0x00000024

31	30	29	28	27	26	25	24
PC_LCK6	Reserved						
23	22	21	20	19	18	17	16
Reserved						Reserved	Reserved
15	14	13	12	11	10	9	8
PC_AFS6[3:0]				PC_FDIV6[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV6	Reserved	PC_PU6	Reserved	PC_HS6	PC_IOM6[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	PC_LCK6	PC6 pin control register write un-locked control. When locked, disables the register PC_AFS6 write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
30..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS6	PC6 pin alternate function select. Refer the GPIO AFS table for detail information. This register default value is affected by the hardware configure register CFG_EXRST_PIN after chip reset. 0x0 = AF0 : GPC6 0x1 = AF1 : RSTN 0x2 = AF2 : RTC_TS 0x3 = AF3 : URT0_NSS 0x4 = AF4 : URT1_NSS 0x5 = AF5 : TM20_ETR 0x6 = AF6 : TM26_ETR 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : TM36_OC1N 0xC = AF12 : Reserved	0x00
11..10	rw	PC_FDIV6	PC6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV6	PC6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU6	PC6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x01
4	-	Reserved	Reserved	0x00
3	rw	PC_HS6	PC6 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM6	PC6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x04

#### 1.4.8. PC7 IO control register

<b>PC_CR7</b>	<b>PC7 IO control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC7	Reserved
15	14	13	12	11	10	9	8
PC_AFS7[3:0]				PC_FDIV7[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV7	Reserved	PC_PU7	Reserved	PC_HS7	PC_IOM7[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC7	PC7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS7	PC7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC7 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : RTC_OUT 0x3 = AF3 : URT0_DE 0x4 = AF4 : URT1_NSS 0x5 = AF5 : ASB_P2 0x6 = AF6 : TM36_TRGO 0x7 = AF7 : Reserved 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : Reserved 0xC = AF12 : LCD_P32	0x00
11..10	rw	PC_FDIV7	PC7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00



			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV7	PC7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU7	PC7 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS7	PC7 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM7	PC7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.9. PC8 IO control register

<b>PC_CR8</b>	<b>PC8 IO control register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC8	Reserved
15	14	13	12	11	10	9	8
PC_AFS8[3:0]				PC_FDIV8[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV8	Reserved	PC_PU8	Reserved	PC_HS8	PC_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC8	PC8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS8	PC8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC8 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT0_BRO 0x4 = AF4 : URT1_TX 0x5 = AF5 : TM20_OC0H 0x6 = AF6 : TM36_OC0H 0x7 = AF7 : TM36_OC0N 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P0 0xB = AF11 : URT6_TX 0xC = AF12 : LCD_P33	0x00
11..10	rw	PC_FDIV8	PC8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV8	PC8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU8	PC8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS8	PC8 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM8	PC8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.10. PC9 IO control register

<b>PC_CR9</b>	<b>PC9 IO control register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC9	Reserved
15	14	13	12	11	10	9	8
PC_AFS9[3:0]				PC_FDIV9[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV9	Reserved	PC_PU9	Reserved	PC_HS9	PC_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC9	PC9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS9	PC9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC9 0x1 = AF1 : CMP0_P0 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT0_TMO 0x4 = AF4 : URT1_RX 0x5 = AF5 : TM20_OC1H 0x6 = AF6 : TM36_OC1H 0x7 = AF7 : TM36_OC1N 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P1 0xB = AF11 : URT6_RX 0xC = AF12 : LCD_P34	0x00
11..10	rw	PC_FDIV9	PC9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV9	PC9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU9	PC9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS9	PC9 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM9	PC9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.11. PC10 IO control register

<b>PC_CR10</b>	<b>PC10 IO control register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC10	Reserved
15	14	13	12	11	10	9	8
PC_AFS10[3:0]				PC_FDIV10[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV10	Reserved	PC_PU10	Reserved	PC_HS10	PC_IOM10[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC10	PC10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS10	PC10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC10 0x1 = AF1 : CMP1_P0 0x2 = AF2 : I2C1_SCL 0x3 = AF3 : URT0_TX 0x4 = AF4 : URT2_TX 0x5 = AF5 : URT1_TX 0x6 = AF6 : TM36_OC2H 0x7 = AF7 : TM36_OC2N 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CAN0_TX 0xB = AF11 : URT7_TX 0xC = AF12 : LCD_P35	0x00
11..10	rw	PC_FDIV10	PC10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV10	PC10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU10	PC10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS10	PC10 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM10	PC10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.12. PC11 IO control register

<b>PC_CR11</b>	<b>PC11 IO control register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC11	Reserved
15	14	13	12	11	10	9	8
PC_AFS11[3:0]				PC_FDIV11[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV11	Reserved	PC_PU11	Reserved	PC_HS11	PC_IOM11[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC11	PC11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS11	PC11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC11 0x1 = AF1 : Reserved 0x2 = AF2 : I2C1_SDA 0x3 = AF3 : URT0_RX 0x4 = AF4 : URT2_RX 0x5 = AF5 : URT1_RX 0x6 = AF6 : TM36_OC3H 0x7 = AF7 : TM26_OC01 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CAN0_RX 0xB = AF11 : URT7_RX 0xC = AF12 : LCD_P36	0x00
11..10	rw	PC_FDIV11	PC11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV11	PC11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU11	PC11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS11	PC11 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM11	PC11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.13. PC12 IO control register

<b>PC_CR12</b>	<b>PC12 IO control register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PC_ODC12	Reserved
15	14	13	12	11	10	9	8
PC_AFS12[3:0]				PC_FDIV12[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV12	Reserved	PC_PU12	Reserved	PC_HS12	PC_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PC_ODC12	PC12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS12	PC12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPC12 0x1 = AF1 : Reserved 0x2 = AF2 : IR_OUT 0x3 = AF3 : Reserved 0x4 = AF4 : URT1_DE 0x5 = AF5 : TM10_TRGO 0x6 = AF6 : TM36_OC3 0x7 = AF7 : TM26_OC02 0x8 = AF8 : Reserved 0x9 = AF9 : SDT_P0 0xA = AF10 : URT1_CLK 0xB = AF11 : Reserved 0xC = AF12 : LCD_P37	0x00
11..10	rw	PC_FDIV12	PC12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4	0x00

			0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV12	PC12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU12	PC12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS12	PC12 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM12	PC12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.14. PC13 IO control register

<b>PC_CR13</b>	<b>PC13 IO control register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						Reserved	Reserved
15	14	13	12	11	10	9	8
PC_AFS13[3:0]				PC_FDIV13[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV13	Reserved	PC_PU13	Reserved	Reserved	PC_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS13	PC13 pin alternate function select. Refer the GPIO AFS table for detail information. When both PC_AFS13=XIN and PC_AFS14=XOUT, the XOSC analog part is enabled. Others the XOSC analog part is disabled. This register default value is affected by the hardware configure register CFG_XOSC_EN after chip reset. 0x0 = AF0 : GPC13 0x1 = AF1 : XIN 0x2 = AF2 : URT1_NSS 0x3 = AF3 : URT0_CTS 0x4 = AF4 : URT2_RX 0x5 = AF5 : TM10_ETR 0x6 = AF6 : TM26_ETR 0x7 = AF7 : TM36_OC00 0x8 = AF8 : TM20_IC0 0x9 = AF9 : SDT_I0 0xA = AF10 : TM36_IC1 0xB = AF11 : URT6_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PC_FDIV13	PC13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter	0x00

			0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV13	PC13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU13	PC13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	PC_IOM13	PC13 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.15. PC14 IO control register

<b>PC_CR14</b>	<b>PC14 IO control register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						Reserved	Reserved
15	14	13	12	11	10	9	8
PC_AFS14[3:0]				PC_FDIV14[1:0]		Reserved	
7	6	5	4	3	2	1	0
PC_INV14	Reserved	PC_PU14	Reserved	PC_HS14	PC_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PC_AFS14	PC14 pin alternate function select. Refer the GPIO AFS table for detail information. When both PC_AFS13=XIN and PC_AFS14=XOUT, the XOSC analog part is enabled. Others the XOSC analog part is disabled. This register default value is affected by the hardware configure register CFG_XOSC_EN after chip reset. 0x0 = AF0 : GPC14 0x1 = AF1 : XOUT 0x2 = AF2 : URT1_TMO 0x3 = AF3 : URT0_RTS 0x4 = AF4 : URT2_TX 0x5 = AF5 : TM10_CKO 0x6 = AF6 : TM26_TRGO 0x7 = AF7 : TM36_OC10 0x8 = AF8 : TM20_IC1 0x9 = AF9 : SDT_I1 0xA = AF10 : SDT_P0 0xB = AF11 : URT6_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PC_FDIV14	PC14 pin input deglitch filter clock divider select.	0x00

			0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	
9..8	-	Reserved	Reserved	0x00
7	rw	PC_INV14	PC14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PC_PU14	PC14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PC_HS14	PC14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PC_IOM14	PC14 pin IO mode control bits. This pin is using the crystal pad and is fixed output drive strength. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input 0x4 = QB : Quasi-Bidirectional output drive high one CLK	0x00

#### 1.4.16. PC port input filter control register

PC_FLT PC port input filter control register							
Offset Address :				Reset Value :			
0x40				0x00000000			
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PC_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PC_FCKS	PC port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00



## 1.4.17. PC Register Map

PC Register Map

Register Number = 16

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

MG32F02N Register Definitions (2025\_0401) Page-98

## 1.5. Port D Configure Registers

<b>Port D Configure</b>	<b>(PD) Port D IO Mode Configure</b>
Base Address :	<b>0x44030000</b>

### 1.5.1. PD0 IO control register

PD_CR0	PD0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC0[1:0]	
15	14	13	12	11	10	9	8
PD_AFS0[3:0]				PD_FDIV0[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV0	Reserved	PD_PU0	Reserved	PD_HS0	PD_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PD_ODC0	PD0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PD_AFS0	PD0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD0 0x1 = AF1 : OBM_I0 0x2 = AF2 : TM10_CKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : TM26_OC1N 0x5 = AF5 : TM20_CKO 0x6 = AF6 : TM36_OC2 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC3 0xB = AF11 : URT2_NSS 0xC = AF12 : Reserved ANA1 ~ LCD_C1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PD_FDIV0	PD0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PD_INV0	PD0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU0	PD0 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS0	PD0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM0	PD0 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

### 1.5.2. PD1 IO control register

<b>PD_CR1</b>	<b>PD1 IO control register</b>
Offset Address :	<b>0x04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC1[1:0]	
15	14	13	12	11	10	9	8
PD_AFS1[3:0]				PD_FDIV1[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV1	Reserved	PD_PU1	Reserved	PD_HS1	PD_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PD_ODC1	PD1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PD_AFS1	PD1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD1 0x1 = AF1 : OBM_I1 0x2 = AF2 : TM16_CLKO 0x3 = AF3 : URT0_CLK 0x4 = AF4 : NCO_CLK0 0x5 = AF5 : TM26_CLKO 0x6 = AF6 : TM36_OC2N 0x7 = AF7 : SPI0_CLK 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC2 0xB = AF11 : URT2_CLK 0xC = AF12 : Reserved ANA1 ~ LCD_C2 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	PD_FDIV1	PD1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PD_INV1	PD1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU1	PD1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS1	PD1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PD_IOM1</b>	PD1 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	----------------	--	------

### 1.5.3. PD2 IO control register

<b>PD_CR2</b>	<b>PD2 IO control register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC2[1:0]	
15	14	13	12	11	10	9	8
PD_AFS2[3:0]				PD_FDIV2[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV2	Reserved	PD_PU2	Reserved	PD_HS2	PD_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC2</b>	PD2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS2</b>	PD2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD2 0x1 = AF1 : MF_S0 0x2 = AF2 : TM00_CKO 0x3 = AF3 : URT1_CLK 0x4 = AF4 : TM26_OC00 0x5 = AF5 : TM20_CKO 0x6 = AF6 : TM36_CKO 0x7 = AF7 : SPI0_MOSI 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC1 0xB = AF11 : URT2_TX 0xC = AF12 : Reserved ANA1 ~ LCD_VT (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PD_FDIV2</b>	PD2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV2</b>	PD2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU2</b>	PD2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS2</b>	PD2 pin output high speed mode enable bit. 0 = Disable	0x00

			1 = Enable	
2..0	rw	<b>PD_IOM2</b>	PD2 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

#### 1.5.4. PD3 IO control register

<b>PD_CR3</b>	<b>PD3 IO control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC3[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PD_AFS3[3:0]</b>				<b>PD_FDIV3[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV3</b>	Reserved	<b>PD_PU3</b>	Reserved	<b>PD_HS3</b>	<b>PD_IOM3[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC3</b>	PD3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS3</b>	PD3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD3 0x1 = AF1 : MF_S1 0x2 = AF2 : TM01_CKO 0x3 = AF3 : URT1_CLK 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_MISO 0x6 = AF6 : TM26_CKO 0x7 = AF7 : SPI0_D3 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_TRGO 0xB = AF11 : URT2_RX 0xC = AF12 : Reserved ANA1 ~ LCD_V1 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PD_FDIV3</b>	PD3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV3</b>	PD3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU3</b>	PD3 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS3</b>	PD3 pin output high speed mode enable bit.	0x00

			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM3</b>	PD3 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.5. PD4 IO control register

<b>PD_CR4</b>	<b>PD4 IO control register</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC4[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PD_AFS4[3:0]</b>				<b>PD_FDIV4[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV4</b>	Reserved	<b>PD_PU4</b>	Reserved	<b>PD_HS4</b>	<b>PD_IOM4[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC4</b>	PD4 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS4</b>	PD4 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD4 0x1 = AF1 : TM00_TRGO 0x2 = AF2 : TM01_TRGO 0x3 = AF3 : URT1_TX 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC00 0x7 = AF7 : SPI0_D2 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT2_TX 0xC = AF12 : LCD_P38	0x00
11..10	rw	<b>PD_FDIV4</b>	PD4 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV4</b>	PD4 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU4</b>	PD4 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS4</b>	PD4 pin output high speed mode enable bit.	0x00

			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM4</b>	PD4 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.6. PD5 IO control register

<b>PD_CR5</b>	<b>PD5 IO control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC5[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PD_AFS5[3:0]</b>				<b>PD_FDIV5[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV5</b>	Reserved	<b>PD_PU5</b>	Reserved	<b>PD_HS5</b>	<b>PD_IOM5[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC5</b>	PD5 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS5</b>	PD5 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD5 0x1 = AF1 : TM00_ETR 0x2 = AF2 : I2C0_SCL 0x3 = AF3 : URT1_RX 0x4 = AF4 : Reserved 0x5 = AF5 : Reserved 0x6 = AF6 : TM26_OC01 0x7 = AF7 : SPI0_MISO 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT2_RX 0xC = AF12 : LCD_P39	0x00
11..10	rw	<b>PD_FDIV5</b>	PD5 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV5</b>	PD5 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU5</b>	PD5 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS5</b>	PD5 pin output high speed mode enable bit.	0x00



			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM5</b>	PD5 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.7. PD6 IO control register

<b>PD_CR6</b>	<b>PD6 IO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC6</b>	Reserved
15	14	13	12	11	10	9	8
<b>PD_AFS6[3:0]</b>				<b>PD_FDIV6[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV6</b>	Reserved	<b>PD_PU6</b>	Reserved	<b>PD_HS6</b>	<b>PD_IOM6[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PD_ODC6</b>	PD6 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PD_AFS6</b>	PD6 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD6 0x1 = AF1 : CPU_NMI 0x2 = AF2 : I2C0_SDA 0x3 = AF3 : URT1_NSS 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_NSSI 0x6 = AF6 : TM26_OC02 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : SDT_P0 0xA = AF10 : Reserved 0xB = AF11 : URT2_NSS 0xC = AF12 : LCD_P40	0x00
11..10	rw	<b>PD_FDIV6</b>	PD6 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV6</b>	PD6 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU6</b>	PD6 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS6</b>	PD6 pin output high speed mode enable bit. 0 = Disable	0x00

			1 = Enable	
2..0	rw	<b>PD_IOM6</b>	PD6 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.8. PD7 IO control register

<b>PD_CR7</b>	<b>PD7 IO control register</b>
Offset Address :	<b>0x1C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC7[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PD_AFS7[3:0]</b>				<b>PD_FDIV7[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV7</b>	Reserved	<b>PD_PU7</b>	Reserved	<b>PD_HS7</b>	<b>PD_IOM7[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC7</b>	PD7 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS7</b>	PD7 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD7 0x1 = AF1 : TM00_CKO 0x2 = AF2 : TM01_ETR 0x3 = AF3 : URT1_DE 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_MISO 0x6 = AF6 : TM26_OC0N 0x7 = AF7 : SPI0_D4 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC0 0xB = AF11 : TM36_OC3 0xC = AF12 : Reserved ANA1 ~ LCD_V2 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PD_FDIV7</b>	PD7 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV7</b>	PD7 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU7</b>	PD7 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS7</b>	PD7 pin output high speed mode enable bit.	0x00

			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM7</b>	PD7 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.9. PD8 IO control register

<b>PD_CR8</b>	<b>PD8 IO control register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC8[1:0]</b>	
15	14	13	12	11	10	9	8
<b>PD_AFS8[3:0]</b>				<b>PD_FDIV8[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV8</b>	Reserved	<b>PD_PU8</b>	Reserved	<b>PD_HS8</b>	<b>PD_IOM8[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	<b>PD_ODC8</b>	PD8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	<b>PD_AFS8</b>	PD8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD8 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : TM01_TRGO 0x3 = AF3 : URT1_RTS 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_D2 0x6 = AF6 : TM26_OC10 0x7 = AF7 : SPI0_D7 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC1 0xB = AF11 : SPI0_CLK 0xC = AF12 : LCD_P41	0x00
11..10	rw	<b>PD_FDIV8</b>	PD8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV8</b>	PD8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU8</b>	PD8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS8</b>	PD8 pin output high speed mode enable bit.	0x00

			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM8</b>	PD8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.10. PD9 IO control register

<b>PD_CR9</b>	<b>PD9 IO control register</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC9</b>	Reserved
15	14	13	12	11	10	9	8
<b>PD_AFS9[3:0]</b>				<b>PD_FDIV9[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV9</b>	Reserved	<b>PD_PU9</b>	Reserved	<b>PD_HS9</b>	<b>PD_IOM9[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PD_ODC9</b>	PD9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PD_AFS9</b>	PD9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD9 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : TM00_TRGO 0x3 = AF3 : URT1_CTS 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_NSSI 0x6 = AF6 : TM26_OC11 0x7 = AF7 : SPI0_D6 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC2 0xB = AF11 : SPI0_NSS 0xC = AF12 : Reserved ANA1 ~ LCD_V3 (Set AIO mode & connect to analog macro)	0x00
11..10	rw	<b>PD_FDIV9</b>	PD9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV9</b>	PD9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU9</b>	PD9 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS9</b>	PD9 pin output high speed mode enable bit.	0x00

			0 = Disable 1 = Enable	
2..0	rw	<b>PD_IOM9</b>	PD9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.11. PD10 IO control register

<b>PD_CR10</b>	<b>PD10 IO control register</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC10</b>	Reserved
15	14	13	12	11	10	9	8
<b>PD_AFS10[3:0]</b>				<b>PD_FDIV10[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV10</b>	Reserved	<b>PD_PU10</b>	Reserved	<b>PD_HS10</b>	<b>PD_IOM10[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PD_ODC10</b>	PD10 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PD_AFS10</b>	PD10 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD10 0x1 = AF1 : CPU_NMI 0x2 = AF2 : TM00_ETR 0x3 = AF3 : URT1_BRO 0x4 = AF4 : Reserved 0x5 = AF5 : RTC_OUT 0x6 = AF6 : TM26_OC12 0x7 = AF7 : SPI0_D5 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_IC3 0xB = AF11 : SPI0_MOSI 0xC = AF12 : LCD_P42	0x00
11..10	rw	<b>PD_FDIV10</b>	PD10 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV10</b>	PD10 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU10</b>	PD10 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS10</b>	PD10 pin output high speed mode enable bit. 0 = Disable	0x00

			1 = Enable	
2..0	rw	<b>PD_IOM10</b>	PD10 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.5.12. PD11 IO control register

<b>PD_CR11</b>	<b>PD11 IO control register</b>
Offset Address :	<b>0x2C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC11</b>	Reserved
15	14	13	12	11	10	9	8
<b>PD_AFS11[3:0]</b>				<b>PD_FDIV11[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV11</b>	Reserved	<b>PD_PU11</b>	Reserved	<b>PD_HS11</b>	<b>PD_IOM11[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PD_ODC11</b>	PD11 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PD_AFS11</b>	PD11 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD11 0x1 = AF1 : CPU_NMI 0x2 = AF2 : DMA_TRG1 0x3 = AF3 : URT1_TMO 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_D3 0x6 = AF6 : TM26_OC1N 0x7 = AF7 : SPI0_NSS 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : ASB_P3 0xB = AF11 : Reserved 0xC = AF12 : LCD_P43	0x00
11..10	rw	<b>PD_FDIV11</b>	PD11 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV11</b>	PD11 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU11</b>	PD11 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS11</b>	PD11 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00

2..0	rw	<b>PD_IOM11</b>	PD11 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00
------	----	-----------------	---	------

### 1.5.13. PD12 IO control register

<b>PD_CR12</b>	<b>PD12 IO control register</b>
Offset Address :	<b>0x30</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						<b>PD_ODC12</b>	Reserved
15	14	13	12	11	10	9	8
<b>PD_AFS12[3:0]</b>				<b>PD_FDIV12[1:0]</b>		Reserved	
7	6	5	4	3	2	1	0
<b>PD_INV12</b>	Reserved	<b>PD_PU12</b>	Reserved	<b>PD_HS12</b>	<b>PD_IOM12[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>PD_ODC12</b>	PD12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	<b>PD_AFS12</b>	PD12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD12 0x1 = AF1 : CMP0_P0 0x2 = AF2 : TM10_CKO 0x3 = AF3 : OBM_P0 0x4 = AF4 : TM00_CKO 0x5 = AF5 : SPI0_CLK 0x6 = AF6 : TM20_OC0H 0x7 = AF7 : TM26_OC0H 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : URT1_CLK 0xB = AF11 : URT2_CLK 0xC = AF12 : Reserved	0x00
11..10	rw	<b>PD_FDIV12</b>	PD12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	<b>PD_INV12</b>	PD12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	<b>PD_PU12</b>	PD12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	<b>PD_HS12</b>	PD12 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	<b>PD_IOM12</b>	PD12 pin IO mode control bits.	0x00

		0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

## 1.5.14. PD13 IO control register

<b>PD_CR13</b>	<b>PD13 IO control register</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC13	Reserved
15	14	13	12	11	10	9	8
PD_AFS13[3:0]				PD_FDIV13[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV13	Reserved	PD_PU13	Reserved	PD_HS13	PD_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PD_ODC13	PD13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PD_AFS13	PD13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD13 0x1 = AF1 : CMP1_P0 0x2 = AF2 : TM10_TRGO 0x3 = AF3 : OBM_P1 0x4 = AF4 : TM00_TRGO 0x5 = AF5 : NCO_CK0 0x6 = AF6 : TM20_OC1H 0x7 = AF7 : TM26_OC1H 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : ASB_P0 0xB = AF11 : Reserved 0xC = AF12 : Reserved	0x00
11..10	rw	PD_FDIV13	PD13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PD_INV13	PD13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU13	PD13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS13	PD13 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM13	PD13 pin IO mode control bits. 0x0 = AIO : analog IO	0x00



		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

## 1.5.15. PD14 IO control register

<b>PD_CR14</b>	<b>PD14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC14	Reserved
15	14	13	12	11	10	9	8
PD_AFS14[3:0]				PD_FDIV14[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV14	Reserved	PD_PU14	Reserved	PD_HS14	PD_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PD_ODC14	PD14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PD_AFS14	PD14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD14 0x1 = AF1 : Reserved 0x2 = AF2 : TM10_ETR 0x3 = AF3 : Reserved 0x4 = AF4 : TM00_ETR 0x5 = AF5 : TM36_OC2 0x6 = AF6 : TM20_IC0 0x7 = AF7 : TM26_IC0 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P0 0xB = AF11 : URT5_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PD_FDIV14	PD14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PD_INV14	PD14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU14	PD14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS14	PD14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM14	PD14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

## 1.5.16. PD15 IO control register

<b>PD_CR15</b>	<b>PD15 IO control register</b>
Offset Address :	<b>0x3C</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PD_ODC15	Reserved
15	14	13	12	11	10	9	8
PD_AFS15[3:0]				PD_FDIV15[1:0]		Reserved	
7	6	5	4	3	2	1	0
PD_INV15	Reserved	PD_PU15	Reserved	PD_HS15	PD_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PD_ODC15	PD15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PD_AFS15	PD15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPD15 0x1 = AF1 : Reserved 0x2 = AF2 : NCO_P0 0x3 = AF3 : IR_OUT 0x4 = AF4 : DMA_TRG0 0x5 = AF5 : TM36_OC3 0x6 = AF6 : TM20_IC1 0x7 = AF7 : TM26_IC1 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : CCL_P1 0xB = AF11 : URT5_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PD_FDIV15	PD15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PD_INV15	PD15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PD_PU15	PD15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PD_HS15	PD15 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PD_IOM15	PD15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output	0x00

		0x3 = DIN : Digital input	
--	--	---------------------------	--

### 1.5.17. PD port input filter control register

<b>PD_FLT</b>	<b>PD port input filter control register</b>
Offset Address :	Reset Value :

0x40

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PD_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PD_FCKS	PD port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00

## 1.5.18. PD Register Map

PD Register Map

Register Number = 17

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
		Reserved								Reserved								PD_ODC0[1:0]		PD_AFS0[3:0]				PD_FDIV0[1:0]		Reserved								PD_IOM0[2:0]		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC1[1:0]		PD_AFS1[3:0]				PD_FDIV1[1:0]		Reserved								PD_HS1		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC2[1:0]		PD_AFS2[3:0]				PD_FDIV2[1:0]		Reserved								PD_HS2		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC3[1:0]		PD_AFS3[3:0]				PD_FDIV3[1:0]		Reserved								PD_HS3		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC4[1:0]		PD_AFS4[3:0]				PD_FDIV4[1:0]		Reserved								PD_HS4		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC5[1:0]		PD_AFS5[3:0]				PD_FDIV5[1:0]		Reserved								PD_HS5		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								Reserved PD_ODC6		PD_AFS6[3:0]				PD_FDIV6[1:0]		Reserved								PD_HS6		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
		Reserved								Reserved								PD_ODC7[1:0]		PD_AFS7[3:0]				PD_FDIV7[1:0]		Reserved								PD_HS7		0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

0x20	PD_CR8	Reserved	Reserved	Reserved	PD_ODC8[1:0]	PD_AFS8[3:0]	PD_FDIV8[1:0]	Reserved	PD_INV8	Reserved	PD_HS8	PD_IOM8[2:0]	PD_FCKS[2:0]	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x24	PD_CR9	Reserved	Reserved	Reserved	PD_ODC9	PD_AFS9[3:0]	PD_FDIV9[1:0]	Reserved	PD_INV9	Reserved	PD_HS9	PD_IOM9[2:0]	Reserved	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x28	PD_CR10	Reserved	Reserved	Reserved	PD_ODC10	PD_AFS10[3:0]	PD_FDIV10[1:0]	Reserved	PD_INV10	Reserved	PD_HS10	PD_IOM10[2:0]	PD_PU10	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x2C	PD_CR11	Reserved	Reserved	Reserved	PD_ODC11	PD_AFS11[3:0]	PD_FDIV11[1:0]	Reserved	PD_INV11	Reserved	PD_HS11	PD_IOM11[2:0]	PD_PU11	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x30	PD_CR12	Reserved	Reserved	Reserved	PD_ODC12	PD_AFS12[3:0]	PD_FDIV12[1:0]	Reserved	PD_INV12	Reserved	PD_HS12	PD_IOM12[2:0]	PD_PU12	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x34	PD_CR13	Reserved	Reserved	Reserved	PD_ODC13	PD_AFS13[3:0]	PD_FDIV13[1:0]	Reserved	PD_INV13	Reserved	PD_HS13	PD_IOM13[2:0]	PD_PU13	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x38	PD_CR14	Reserved	Reserved	Reserved	PD_ODC14	PD_AFS14[3:0]	PD_FDIV14[1:0]	Reserved	PD_INV14	Reserved	PD_HS14	PD_IOM14[2:0]	PD_PU14	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x3C	PD_CR15	Reserved	Reserved	Reserved	PD_ODC15	PD_AFS15[3:0]	PD_FDIV15[1:0]	Reserved	PD_INV15	Reserved	PD_HS15	PD_IOM15[2:0]	PD_PU15	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0
0x40	PD_FLT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reset	0											
															0	0	0	0	0	0	0	0	0	0	0	0

## 1.6. Port E Configure Registers

<b>Port E Configure</b>	<b>(PE) Port E IO Mode Configure</b>
Base Address :	<b>0x44040000</b>

### 1.6.1. PE0 IO control register

PE_CR0	PE0 IO control register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC0[1:0]	
15	14	13	12	11	10	9	8
PE_AFS0[3:0]				PE_FDIV0[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV0	Reserved	PE_PU0	Reserved	PE_HS0	PE_IOM0[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PE_ODC0	PE0 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PE_AFS0	PE0 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE0 0x1 = AF1 : OBM_I0 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_TX 0x4 = AF4 : Reserved 0x5 = AF5 : SPI0_NSS 0x6 = AF6 : TM20_OC00 0x7 = AF7 : TM26_OC00 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT4_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV0	PE0 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV0	PE0 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU0	PE0 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS0	PE0 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM0	PE0 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.6.2. PE1 IO control register

<b>PE_CR1</b>	<b>PE1 IO control register</b>
Offset Address :	<b>0x04</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC1[1:0]	
15	14	13	12	11	10	9	8
PE_AFS1[3:0]				PE_FDIV1[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV1	Reserved	PE_PU1	Reserved	PE_HS1	PE_IOM1[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PE_ODC1	PE1 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PE_AFS1	PE1 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE1 0x1 = AF1 : OBM_I1 0x2 = AF2 : Reserved 0x3 = AF3 : URT0_RX 0x4 = AF4 : DMA_TRG1 0x5 = AF5 : SPI0_MISO 0x6 = AF6 : TM20_OC01 0x7 = AF7 : TM26_OC01 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC0H 0xB = AF11 : URT4_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV1	PE1 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV1	PE1 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU1	PE1 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS1	PE1 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM1	PE1 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.6.3. PE2 IO control register

<b>PE_CR2</b>	<b>PE2 IO control register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC2[1:0]	
15	14	13	12	11	10	9	8
PE_AFS2[3:0]				PE_FDIV2[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV2	Reserved	PE_PU2	Reserved	PE_HS2	PE_IOM2[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PE_ODC2	PE2 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PE_AFS2	PE2 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE2 0x1 = AF1 : OBM_P0 0x2 = AF2 : I2C1_SCL 0x3 = AF3 : URT1_TX 0x4 = AF4 : NCO_P0 0x5 = AF5 : SPI0_CLK 0x6 = AF6 : TM20_OC02 0x7 = AF7 : TM26_OC02 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC1H 0xB = AF11 : URT5_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV2	PE2 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV2	PE2 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU2	PE2 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS2	PE2 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM2	PE2 pin IO mode control bits. 0x0 = AIO : analog IO	0x00



		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

#### 1.6.4. PE3 IO control register

<b>PE_CR3</b>	<b>PE3 IO control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC3[1:0]	
15	14	13	12	11	10	9	8
PE_AFS3[3:0]				PE_FDIV3[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV3	Reserved	PE_PU3	Reserved	PE_HS3	PE_IOM3[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17..16	rw	PE_ODC3	PE3 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level1 : Drive strength-1/2 0x2 = Level2 : Drive strength-1/4 0x3 = Level3 : Drive strength-1/8	0x00
15..12	rw	PE_AFS3	PE3 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE3 0x1 = AF1 : OBM_P1 0x2 = AF2 : I2C1_SDA 0x3 = AF3 : URT1_RX 0x4 = AF4 : NCO_CK0 0x5 = AF5 : SPI0_MOSI 0x6 = AF6 : TM20_OC0N 0x7 = AF7 : TM26_OC0N 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT5_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV3	PE3 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV3	PE3 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU3	PE3 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS3	PE3 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM3	PE3 pin IO mode control bits. 0x0 = AIO : analog IO	0x00

		0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	--	--

### 1.6.5. PE8 IO control register

<b>PE_CR8</b>	<b>PE8 IO control register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC8	Reserved
15	14	13	12	11	10	9	8
PE_AFS8[3:0]				PE_FDIV8[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV8	Reserved	PE_PU8	Reserved	PE_HS8	PE_IOM8[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC8	PE8 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS8	PE8 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE8 0x1 = AF1 : CPU_TXEV 0x2 = AF2 : OBM_I0 0x3 = AF3 : URT2_TX 0x4 = AF4 : SDT_I0 0x5 = AF5 : TM36_CKO 0x6 = AF6 : TM20_CKO 0x7 = AF7 : TM26_CKO 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : SPI0_D3 0xB = AF11 : URT4_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV8	PE8 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV8	PE8 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU8	PE8 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS8	PE8 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM8	PE8 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output	0x00

		0x2 = PPO : push pull output 0x3 = DIN : Digital input	
--	--	---	--

## 1.6.6. PE9 IO control register

<b>PE_CR9</b>	<b>PE9 IO control register</b>
Offset Address :	<b>0x24</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC9	Reserved
15	14	13	12	11	10	9	8
PE_AFS9[3:0]				PE_FDIV9[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV9	Reserved	PE_PU9	Reserved	PE_HS9	PE_IOM9[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC9	PE9 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS9	PE9 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE9 0x1 = AF1 : CPU_RXEV 0x2 = AF2 : OBM_I1 0x3 = AF3 : URT2_RX 0x4 = AF4 : SDT_I1 0x5 = AF5 : TM36_TRGO 0x6 = AF6 : TM20_TRGO 0x7 = AF7 : TM26_TRGO 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : SPI0_D2 0xB = AF11 : URT4_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV9	PE9 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV9	PE9 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU9	PE9 pin pull-up resister enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS9	PE9 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM9	PE9 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output	0x00

		0x3 = DIN : Digital input	
--	--	---------------------------	--

## 1.6.7. PE12 IO control register

<b>PE_CR12</b>	<b>PE12 IO control register</b>
Offset Address :	<b>0x30</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC12	Reserved
15	14	13	12	11	10	9	8
PE_AFS12[3:0]				PE_FDIV12[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV12	Reserved	PE_PU12	Reserved	PE_HS12	PE_IOM12[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC12	PE12 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS12	PE12 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE12 0x1 = AF1 : ADC0_TRG 0x2 = AF2 : MF_S0 0x3 = AF3 : Reserved 0x4 = AF4 : TM01_CKO 0x5 = AF5 : TM16_CKO 0x6 = AF6 : TM20_OC10 0x7 = AF7 : TM26_OC10 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : Reserved 0xB = AF11 : URT6_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV12	PE12 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV12	PE12 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU12	PE12 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS12	PE12 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM12	PE12 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.6.8. PE13 IO control register

PE_CR13	PE13 IO control register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC13	Reserved
15	14	13	12	11	10	9	8
PE_AFS13[3:0]				PE_FDIV13[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV13	Reserved	PE_PU13	Reserved	PE_HS13	PE_IOM13[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC13	PE13 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS13	PE13 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE13 0x1 = AF1 : ADC0_OUT 0x2 = AF2 : MF_S1 0x3 = AF3 : Reserved 0x4 = AF4 : TM01_TRGO 0x5 = AF5 : TM16_TRGO 0x6 = AF6 : TM20_OC11 0x7 = AF7 : TM26_OC11 0x8 = AF8 : Reserved 0x9 = AF9 : Reserved 0xA = AF10 : TM36_OC2H 0xB = AF11 : URT6_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV13	PE13 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV13	PE13 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU13	PE13 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS13	PE13 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM13	PE13 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.6.9. PE14 IO control register

<b>PE_CR14</b>	<b>PE14 IO control register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC14	Reserved
15	14	13	12	11	10	9	8
PE_AFS14[3:0]				PE_FDIV14[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV14	Reserved	PE_PU14	Reserved	PE_HS14	PE_IOM14[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC14	PE14 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS14	PE14 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE14 0x1 = AF1 : RTC_OUT 0x2 = AF2 : I2C1_SCL 0x3 = AF3 : CAN0_TX 0x4 = AF4 : TM01_ETR 0x5 = AF5 : TM16_ETR 0x6 = AF6 : TM20_OC12 0x7 = AF7 : TM26_OC12 0x8 = AF8 : Reserved 0x9 = AF9 : CCL_P0 0xA = AF10 : TM36_OC3H 0xB = AF11 : URT7_TX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV14	PE14 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV14	PE14 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU14	PE14 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS14	PE14 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM14	PE14 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

## 1.6.10. PE15 IO control register

PE_CR15	PE15 IO control register
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						PE_ODC15	Reserved
15	14	13	12	11	10	9	8
PE_AFS15[3:0]				PE_FDIV15[1:0]		Reserved	
7	6	5	4	3	2	1	0
PE_INV15	Reserved	PE_PU15	Reserved	PE_HS15	PE_IOM15[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	PE_ODC15	PE15 pin output drive strength select. 0x0 = Level0 : Drive strength-full 0x1 = Level2 : Drive strength-1/4	0x00
16	-	Reserved	Reserved	0x00
15..12	rw	PE_AFS15	PE15 pin alternate function select. Refer the GPIO AFS table for detail information. 0x0 = AF0 : GPE15 0x1 = AF1 : RTC_TS 0x2 = AF2 : I2C1_SDA 0x3 = AF3 : CAN0_RX 0x4 = AF4 : TM36_BK0 0x5 = AF5 : TM36_ETR 0x6 = AF6 : TM20_OC1N 0x7 = AF7 : TM26_OC1N 0x8 = AF8 : Reserved 0x9 = AF9 : CCL_P1 0xA = AF10 : Reserved 0xB = AF11 : URT7_RX 0xC = AF12 : Reserved	0x00
11..10	rw	PE_FDIV15	PE15 pin input deglitch filter clock divider select. 0x0 = Bypass : Bypass filter 0x1 = Div1 : Divided by 1 0x2 = Div4 : Divided by 4 0x3 = Div16 : Divided by 16	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	PE_INV15	PE15 pin input inverse enable bit. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	PE_PU15	PE15 pin pull-up resistor enable bit. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	PE_HS15	PE15 pin output high speed mode enable bit. 0 = Disable 1 = Enable	0x00
2..0	rw	PE_IOM15	PE15 pin IO mode control bits. 0x0 = AIO : analog IO 0x1 = ODO : open drain output 0x2 = PPO : push pull output 0x3 = DIN : Digital input	0x00

### 1.6.11. PE port input filter control register

PE_FLT	PE port input filter control register
--------	---------------------------------------

Offset Address : 0x40

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		Reserved			PE_FCKS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..3	-	Reserved	Reserved	0x00
2..0	rw	PE_FCKS	PE port input deglitch filter clock source select for all pins of the port. 0x0 = CLK_AHB 0x1 = CLK_AHB_Div8 : CLK_AHB divide by 8 0x2 = CLK_ILRCO 0x3 = TM00_TRGO 0x4 = CK_UT	0x00



## 1.6.12. PE Register Map

PE Register Map

Register Number = 11

0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
---	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

MG32F02N Register Definitions (2025\_0401) Page-130

## 1.7. GPL Control Registers

<b>GPL Control</b>	<b>(GPL) General Purpose Logic Control</b>
Base Address :	<b>0x4B000000</b>

### 1.7.1. GPL status register

GPL_STA	GPL status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	GPL_PAR32_OUT	GPL_PAR16_OUT[1:0]		GPL_PAR8_OUT[3:0]			
7	6	5	4	3	2	1	0
Reserved				Reserved	Reserved	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	r	GPL_PAR32_OUT	GPL 32-bit data parity check output.	0x00
13..12	r	GPL_PAR16_OUT	GPL 16-bit data parity check output.	0x00
11..8	r	GPL_PAR8_OUT	GPL 8-bit data parity check output.	0x00
7..3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.7.2. GPL control register 0

GPL_CR0		GPL control register 0	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
GPL_DMA_EN	Reserved	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					GPL_PAR_POL	Reserved	
7	6	5	4	3	2	1	0
Reserved	GPL_IN_INV	Reserved	GPL_BEND16_EN	GPL_BREV_MDS[1:0]		GPL_BEND_EN	Reserved

Bit	Attr	Bit Name	Description	Reset
31	rw	GPL_DMA_EN	Direct memory access enable bit. When enables, hardware can receive the data from DMA to do GPL process. 0 = Disable 1 = Enable	0x00
30	-	Reserved	Reserved	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	GPL_PAR_POL	Data parity check polarity select. 0 = Even 1 = Odd	0x00
9..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	GPL_IN_INV	Inverse input data enable. 0 = Disable	0x00

			1 = Enable	
5	-	Reserved	Reserved	0x00
4	rw	GPL_BEND16_EN	Data byte Big/little endian change mode enable for 16-bit range. 0 = Disable 1 = Enable	0x00
3..2	rw	GPL_BREV_MDS	Data bit order reverse change mode select. 0x0 = Disable 0x1 = 8bit : 8-bit range bit order reverse 0x2 = 16bit : 16-bit range bit order reverse 0x3 = 32bit : 32-bit range bit order reverse	0x00
1	rw	GPL_BEND_EN	Data byte Big/little endian change mode enable for 32-bit range. 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.7.3. GPL control register 1

<b>GPL_CR1</b>	<b>GPL control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved							Reserved
15	14	13	12	11	10	9	8
Reserved						Reserved	
7	6	5	4	3	2	1	0
GPL_CRC_BREV[1:0]		GPL_CRC_DSIZE[1:0]		GPL_CRC_MDS[1:0]		Reserved	GPL_CRC_EN

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7..6	rw	GPL_CRC_BREV	CRC data output bit order reverse change mode select. 0x0 = Disable 0x1 = 8bit : 8-bit range bit order reverse 0x2 = 16bit : 16-bit range bit order reverse 0x3 = 32bit : 32-bit range bit order reverse	0x00
5..4	rw	GPL_CRC_DSIZE	CRC operation data size. When DMA enable bit is set in GPL_DMA_EN and DMA_FGBUS_SEL=0, the register is fixed 8-bit setting by hardware. When DMA enable bit is set in GPL_DMA_EN and DMA_FGBUS_SEL=1, the register is fixed 32-bit setting by hardware. 0x0 = 8bit 0x1 = 16bit 0x2 = 32bit 0x3 = Reserved	0x00
3..2	rw	GPL_CRC_MDS	CRC mode select. 0x0 = CCITT16 : polynomial 0x1021 0x1 = CRC8 : polynomial 0x07 0x2 = CRC16 : polynomial 0x8005 0x3 = CRC32 : polynomial 0x4C11DB7	0x00
1	-	Reserved	Reserved	0x00
0	rw	GPL_CRC_EN	CRC function enable bit. 0 = Disable	0x00

		1 = Enable	
--	--	------------	--

#### 1.7.4. GPL data input register

<b>GPL_DIN</b>	<b>GPL data input register</b>		
<b>Offset Address :</b>	<b>0x18</b>	<b>Reset Value :</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
GPL_DIN[31:24]							
23	22	21	20	19	18	17	16
GPL_DIN[23:16]							
15	14	13	12	11	10	9	8
GPL_DIN[15:8]							
7	6	5	4	3	2	1	0
GPL_DIN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	GPL_DIN	GPL data input register. For write operation, this register is used to write new calculation data.	0x00000000

#### 1.7.5. GPL data output register

GPL_DOUT	GPL data output register		
Offset Address :	0x1C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
GPL_DOUT[31:24]							
23	22	21	20	19	18	17	16
GPL_DOUT[23:16]							
15	14	13	12	11	10	9	8
GPL_DOUT[15:8]							
7	6	5	4	3	2	1	0
GPL_DOUT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	GPL_DOUT	GPL data output register.	0x00000000

#### 1.7.6. GPL CRC initial register

<b>GPL_CRCINIT</b>	<b>GPL CRC initial register</b>		
Offset Address :	<b>0x24</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
GPL_CRC_INIT[31:24]							
23	22	21	20	19	18	17	16
GPL_CRC_INIT[23:16]							
15	14	13	12	11	10	9	8
GPL_CRC_INIT[15:8]							
7	6	5	4	3	2	1	0
GPL_CRC_INIT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	GPL_CRC_INIT	Programmable initial CRC value. The CRC calculator data can be initialized to this value by write operation for this register. This register needs to be initialized every time doing CRC process.	0x00000000

## 1.7.7. GPL Register Map

GPL Register Map

Register Number = 6

0	Reserved	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
---	----------	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

## 1.8. DMA Control Registers

<b>DMA Control</b>	<b>(DMA) Direct Memory Access Control</b>
Base Address :	<b>0x4BF00000</b>

## 1.8.1. DMA status register

DMA_STA	DMA status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				DMA_CH4_ERRF	DMA_CH4_THF	DMA_CH4_TCF	DMA_CH4_GIF
15	14	13	12	11	10	9	8
DMA_CH3_ERRF	DMA_CH3_THF	DMA_CH3_TCF	DMA_CH3_GIF	DMA_CH2_ERRF	DMA_CH2_THF	DMA_CH2_TCF	DMA_CH2_GIF
7	6	5	4	3	2	1	0
DMA_CH1_ERRF	DMA_CH1_THF	DMA_CH1_TCF	DMA_CH1_GIF	DMA_CH0_ERRF	DMA_CH0_THF	DMA_CH0_TCF	DMA_CH0_GIF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH4_ERRF	DMA channel-4 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
18	rw	DMA_CH4_THF	DMA channel-4 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
17	rw	DMA_CH4_TCF	DMA channel-4 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
16	r	DMA_CH4_GIF	DMA channel-4 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
15	rw	DMA_CH3_ERRF	DMA channel-3 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
14	rw	DMA_CH3_THF	DMA channel-3 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
13	rw	DMA_CH3_TCF	DMA channel-3 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
12	r	DMA_CH3_GIF	DMA channel-3 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
11	rw	DMA_CH2_ERRF	DMA channel-2 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
10	rw	DMA_CH2_THF	DMA channel-2 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred)	0x00

			1 = Happened (reset event happened)	
9	rw	<b>DMA_CH2_TCF</b>	DMA channel-2 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
8	r	<b>DMA_CH2_GIF</b>	DMA channel-2 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
7	rw	<b>DMA_CH1_ERRF</b>	DMA channel-1 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
6	rw	<b>DMA_CH1_THF</b>	DMA channel-1 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	<b>DMA_CH1_TCF</b>	DMA channel-1 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	r	<b>DMA_CH1_GIF</b>	DMA channel-1 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	rw	<b>DMA_CH0_ERRF</b>	DMA channel-0 transfer error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
2	rw	<b>DMA_CH0_THF</b>	DMA channel-0 transfer half flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
1	rw	<b>DMA_CH0_TCF</b>	DMA channel-0 transfer complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	r	<b>DMA_CH0_GIF</b>	DMA channel-0 global interrupt flag. This bit will be set if any of other channel event interrupt flag is set. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00

### 1.8.2. DMA interrupt enable register

<b>DMA_INT</b>	<b>DMA interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							DMA_JEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00



0	rw	<b>DMA_IEA</b>	DMA interrupt all enable. When disables, the INT_DMA global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
---	----	----------------	--	------

### 1.8.3. DMA global control register 0

<b>DMA_CR0</b>	<b>DMA global control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			DMA_CH4_ENB	DMA_CH3_ENB	DMA_CH2_ENB	DMA_CH1_ENB	DMA_CH0_ENB
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	DMA_GPL_CHS[2:0]			Reserved	DMA_FGBUS_SEL	DMA_PRI_MDS	DMA_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	<b>DMA_CH4_ENB</b>	DMA channel-4 operation enable bit. This bit is as same as DMA_CH4_EN. 0 = Disable 1 = Enable	0x00
19	rw	<b>DMA_CH3_ENB</b>	DMA channel-3 operation enable bit. This bit is as same as DMA_CH3_EN. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH2_ENB</b>	DMA channel-2 operation enable bit. This bit is as same as DMA_CH2_EN. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH1_ENB</b>	DMA channel-1 operation enable bit. This bit is as same as DMA_CH1_EN. 0 = Disable 1 = Enable	0x00
16	rw	<b>DMA_CH0_ENB</b>	DMA channel-0 operation enable bit. This bit is as same as DMA_CH0_EN. 0 = Disable 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	<b>DMA_GPL_CHS</b>	DMA channel select for extra GPL function. These bits are used to disable or select one channel to send the channel transfer data extra to GPL. The choice channel processes the DMA operation which one request source transfers to another destination. The GPL is including of CRC, byte order change, bit order change, .... 0x0 = Disable : no any channel with GPL function 0x1 = CH0 0x2 = CH1 0x3 = CH2 0x4 = CH3 0x5 = CH4	0x00
3	-	Reserved	Reserved	0x00
2	rw	<b>DMA_FGBUS_SEL</b>	DMA flash-to-GPL transfer bus width select. When selects 1BYTE, the byte number is 1-byte for each transferred data	0x00

			cycle. When selects 4BYTE, the byte number is 4-byte for each transferred data cycle. User can set 4BYTE only for flash-to-GPL DMA data transfer with DMA channel-0 using only. It must set 1BYTE for other DMA data transfer conditions. 0 = 1BYTE (8-bit) 1 = 4BYTE (32-bit)	
1	rw	<b>DMA_PRI_MDS</b>	DMA channel priority mode select. 0 = Round : control by Round Robin method 1 = Level : control by channel priority level	0x00
0	rw	<b>DMA_EN</b>	DMA controller enable. 0 = Disable 1 = Enable	0x00

#### 1.8.4. DMA channel-0 control register 0

<b>DMA_CH0A</b>	<b>DMA channel-0 control register 0</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved				<b>DMA_CH0_ERR2F</b>	<b>DMA_CH0_TH2F</b>	<b>DMA_CH0_TC2F</b>	Reserved
23	22	21	20	19	18	17	16
Reserved				<b>DMA_CH0_EIE</b>	<b>DMA_CH0_HIE</b>	<b>DMA_CH0_CIE</b>	Reserved
15	14	13	12	11	10	9	8
<b>DMA_CH0_REQ</b>	Reserved	<b>DMA_CH0_BSIZE[1:0]</b>		<b>DMA_CH0_PLS[1:0]</b>		<b>DMA_CH0_XMDS[1:0]</b>	
7	6	5	4	3	2	1	0
Reserved	<b>DMA_CH0_LAST</b>	Reserved		<b>DMA_CH0_ADSEL</b>	<b>DMA_CH0_LOOP</b>	<b>DMA_CH0_HOLD</b>	<b>DMA_CH0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	<b>DMA_CH0_ERR2F</b>	DMA channel-0 transfer error flag. This bit is same as DMA_CH0_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	<b>DMA_CH0_TH2F</b>	DMA channel-0 transfer half flag. This bit is same as DMA_CH0_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	<b>DMA_CH0_TC2F</b>	DMA channel-0 transfer complete flag. This bit is same as DMA_CH0_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	<b>DMA_CH0_EIE</b>	DMA channel-0 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH0_HIE</b>	DMA channel-0 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH0_CIE</b>	DMA channel-0 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	Reserved	Reserved	0x00
15	rw	<b>DMA_CH0_REQ</b>	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00

14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>DMA_CH0_BSIZE</b>	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two or Four for ADC 16-bit or 32-bit data transfer setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	<b>DMA_CH0_PLS</b>	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	<b>DMA_CH0_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>DMA_CH0_LAST</b>	DMA Channel-0 last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set by software and hardware cleared after last loop DMA process finished. 0 = Not 1 = Yes	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH0_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH0_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH0_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH0_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.5. DMA channel-0 control register 1

<b>DMA_CH0B</b>	<b>DMA channel-0 control register 1</b>
Offset Address :	<b>0x24</b> Reset Value : <b>0x00030000</b>

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							DMA_CH0_XPIN
23	22	21	20	19	18	17	16
Reserved		Reserved		DMA_CH0_DSYNC	DMA_CH0_SSYNC	DMA_CH0_DINC	DMA_CH0_SINC
15	14	13	12	11	10	9	8
Reserved			DMA_CH0_DET[4:0]				
7	6	5	4	3	2	1	0
Reserved				DMA_CH0_SRC[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	DMA_CH0_XPIN	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH0_DSYNC	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH0_SSYNC	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH0_DINC	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
16	rw	DMA_CH0_SINC	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
15..13	-	Reserved	Reserved	0x00
12..8	rw	DMA_CH0_DET	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	DMA_CH0_SRC	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

### 1.8.6. DMA channel-0 control register 1

DMA_CH0NUM	DMA channel-0 control register 1
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							DMA_CH0_NUM
15	14	13	12	11	10	9	8
DMA_CH0_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00

23..17	-	Reserved	Reserved	0x00
16..0	rw	DMA_CH0_NUM	DMA transfer data count initial number. Value 0 is meaning that 131072 data needs to be transferred and value 0x1FFFF is transferred 131071 data. This register value must equal the integer multiples of DMA_CH0_BSIZE setting size.	0x000000

### 1.8.7. DMA channel-0 control register 1

<b>DMA_CH0CNT</b>	<b>DMA channel-0 control register 1</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							DMA_CH0_CNT
15	14	13	12	11	10	9	8
DMA_CH0_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16..0	r	DMA_CH0_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished or 131072 data wants to be transferred and value 0x1FFFF is still necessary to transfer 131071 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH0_LOOP is enabled, this register will be reloaded automatically by DMA_CH0_NUM after previous transfer is completed.	0x000000

### 1.8.8. DMA channel-0 source start address register

<b>DMA_CH0SSA</b>	<b>DMA channel-0 source start address register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH0_SSA	DMA source memory transfer start address.	0x00000000

### 1.8.9. DMA channel-0 source current address register

<b>DMA_CH0SCA</b>	<b>DMA channel-0 source current address register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_SCA[23:16]							
15	14	13	12	11	10	9	8

DMA_CH0_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH0_SCA	DMA source memory transfer current address. The address operation range is limited in a 128K aligned address space. When the address is operating over the 128K boundary, the address is rolling up to 0x0000 of the 128K aligned address space.	0x00000000

### 1.8.10. DMA channel-0 destination start address register

DMA_CH0DSA	DMA channel-0 destination start address register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH0_DSA	DMA destination memory transfer start address.	0x00000000

### 1.8.11. DMA channel-0 destination current address register

DMA_CH0DCA	DMA channel-0 destination current address register
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH0_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH0_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH0_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH0_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH0_DCA	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.12. DMA channel-1 control register 0

DMA_CH1A	DMA channel-1 control register 0
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				DMA_CH1_ERR2F	DMA_CH1_TH2F	DMA_CH1_TC2F	Reserved
23	22	21	20	19	18	17	16
Reserved				DMA_CH1_EIE	DMA_CH1_HIE	DMA_CH1_CIE	Reserved
15	14	13	12	11	10	9	8

DMA_CH1_REQ	Reserved	DMA_CH1_BSIZE[1:0]		DMA_CH1_PLS[1:0]		DMA_CH1_XMDS[1:0]	
7	6	5	4	3	2	1	0
Reserved	DMA_CH1_LAST	Reserved		DMA_CH1_ADSEL	DMA_CH1_LOOP	DMA_CH1_HOLD	DMA_CH1_EN

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	DMA_CH1_ERR2F	DMA channel-1 transfer error flag. This bit is same as DMA_CH1_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	DMA_CH1_TH2F	DMA channel-1 transfer half flag. This bit is same as DMA_CH1_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	DMA_CH1_TC2F	DMA channel-1 transfer complete flag. This bit is same as DMA_CH1_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH1_EIE	DMA channel-1 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH1_HIE	DMA channel-1 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH1_CIE	DMA channel-1 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	Reserved	Reserved	0x00
15	rw	DMA_CH1_REQ	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	Reserved	Reserved	0x00
13..12	rw	DMA_CH1_BSIZE	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two or Four for ADC 16-bit or 32-bit data transfer setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	DMA_CH1_PLS	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	DMA_CH1_XMDS	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	Reserved	Reserved	0x00

6	rw	<b>DMA_CH1_LAST</b>	DMA Channel last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set by software and hardware cleared after last loop DMA process finished. 0 = Not 1 = Yes	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH1_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH1_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH1_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH1_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.13. DMA channel-1 control register 1

<b>DMA_CH1B</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	<b>0x44</b>
Reset Value :	<b>0x00030000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							<b>DMA_CH1_XPIN</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>Reserved</b>		<b>DMA_CH1_DSINC</b>	<b>DMA_CH1_SSYNC</b>	<b>DMA_CH1_DINC</b>	<b>DMA_CH1_SINC</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>			<b>DMA_CH1_DET[4:0]</b>				
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>DMA_CH1_SRC[3:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00
24	rw	<b>DMA_CH1_XPIN</b>	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>DMA_CH1_DSINC</b>	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH1_SSYNC</b>	DMA source process synchronization enable bit. When the	0x00



			source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	
17	rw	<b>DMA_CH1_DINC</b>	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
16	rw	<b>DMA_CH1_SINC</b>	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
15..13	-	<b>Reserved</b>	Reserved	0x00
12..8	rw	<b>DMA_CH1_DET</b>	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..0	rw	<b>DMA_CH1_SRC</b>	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

#### 1.8.14. DMA channel-1 control register 1

<b>DMA_CH1NUM</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH1_NUM[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH1_NUM[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..0	rw	<b>DMA_CH1_NUM</b>	DMA transfer data count initial number. Value 0 is meaning that 65536 data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH1_BSIZE setting size.	0x0000

#### 1.8.15. DMA channel-1 control register 1

<b>DMA_CH1CNT</b>	<b>DMA channel-1 control register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH1_CNT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH1_CNT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000

15..0	r	<b>DMA_CH1_CNT</b>	DMA transfer data count current value. Value 0 is meaning that data transfer is finished or 65536 data wants to be transferred and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH1_LOOP is enabled, this register will be reloaded automatically by DMA_CH1_NUM after previous transfer is completed.	0x0000
-------	---	--------------------	--	--------

### 1.8.16. DMA channel-1 source start address register

<b>DMA_CH1SSA</b>	<b>DMA channel-1 source start address register</b>
Offset Address :	Reset Value :

0x50

0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>DMA_CH1_SSA</b>	DMA source memory transfer start address.	0x00000000

### 1.8.17. DMA channel-1 source current address register

<b>DMA_CH1SCA</b>	<b>DMA channel-1 source current address register</b>
Offset Address :	Reset Value :

0x54

0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>DMA_CH1_SCA</b>	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.18. DMA channel-1 destination start address register

<b>DMA_CH1DSA</b>	<b>DMA channel-1 destination start address register</b>
Offset Address :	Reset Value :

0x58

0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_DSA[15:8]							
7	6	5	4	3	2	1	0

## DMA\_CH1\_DSA[7:0]

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH1_DSA	DMA destination memory transfer start address.	0x00000000

## 1.8.19. DMA channel-1 destination current address register

## DMA\_CH1DCA

## DMA channel-1 destination current address register

Offset Address : 0x5C

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
DMA_CH1_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH1_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH1_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH1_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH1_DCA	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

## 1.8.20. DMA channel-2 control register 0

## DMA\_CH2A

## DMA channel-2 control register 0

Offset Address : 0x60

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved				DMA_CH2_ERR2F	DMA_CH2_TH2F	DMA_CH2_TC2F	Reserved
23	22	21	20	19	18	17	16
Reserved				DMA_CH2_EIE	DMA_CH2_HIE	DMA_CH2_CIE	Reserved
15	14	13	12	11	10	9	8
DMA_CH2_REQ	Reserved	DMA_CH2_BSIZE[1:0]		DMA_CH2_PLS[1:0]		DMA_CH2_XMDS[1:0]	
7	6	5	4	3	2	1	0
Reserved	DMA_CH2_LAST	Reserved		DMA_CH2_ADSEL	DMA_CH2_LOOP	DMA_CH2_HOLD	DMA_CH2_EN

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	DMA_CH2_ERR2F	DMA channel-2 transfer error flag. This bit is same as DMA_CH2_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	DMA_CH2_TH2F	DMA channel-2 transfer half flag. This bit is same as DMA_CH2_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	DMA_CH2_TC2F	DMA channel-2 transfer complete flag. This bit is same as DMA_CH2_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00

19	rw	<b>DMA_CH2_EIE</b>	DMA channel-2 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH2_HIE</b>	DMA channel-2 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH2_CIE</b>	DMA channel-2 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>DMA_CH2_REQ</b>	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>DMA_CH2_BSIZE</b>	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two or Four for ADC 16-bit or 32-bit data transfer setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	<b>DMA_CH2_PLS</b>	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	<b>DMA_CH2_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>DMA_CH2_LAST</b>	DMA Channel last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set by software and hardware cleared after last loop DMA process finished. 0 = Not 1 = Yes	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH2_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH2_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH2_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold	0x00

			function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	
0	rw	<b>DMA_CH2_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.21. DMA channel-2 control register 1

<b>DMA_CH2B</b>	<b>DMA channel-2 control register 1</b>
Offset Address :	0x64
Reset Value :	0x00030000

31	30	29	28	27	26	25	24
Reserved							<b>DMA_CH2_XPIN</b>
23	22	21	20	19	18	17	16
Reserved		Reserved		<b>DMA_CH2_DSYNC</b>	<b>DMA_CH2_SSYNC</b>	<b>DMA_CH2_DINC</b>	<b>DMA_CH2_SINC</b>
15	14	13	12	11	10	9	8
Reserved			<b>DMA_CH2_DET[4:0]</b>				
7	6	5	4	3	2	1	0
Reserved				<b>DMA_CH2_SRC[3:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>DMA_CH2_XPIN</b>	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	<b>DMA_CH2_DSYNC</b>	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH2_SSYNC</b>	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH2_DINC</b>	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
16	rw	<b>DMA_CH2_SINC</b>	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
15..13	-	Reserved	Reserved	0x00
12..8	rw	<b>DMA_CH2_DET</b>	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	<b>DMA_CH2_SRC</b>	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

### 1.8.22. DMA channel-2 control register 1

DMA_CH2NUM	DMA channel-2 control register 1	
Offset Address :	0x68	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH2_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	DMA_CH2_NUM	DMA transfer data count initial number. Value 0 is meaning that 65536 data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH2_BSIZE setting size.	0x0000

### 1.8.23. DMA channel-2 control register 1

DMA_CH2CNT	DMA channel-2 control register 1	
Offset Address :	0x6C	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH2_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	DMA_CH2_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished or 65536 data wants to be transferred and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH2_LOOP is enabled, this register will be reloaded automatically by DMA_CH2_NUM after previous transfer is completed.	0x0000

### 1.8.24. DMA channel-2 source start address register

DMA_CH2SSA	DMA channel-2 source start address register	
Offset Address :	0x70	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
DMA_CH2_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH2_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH2_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH2_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..0	rw	<b>DMA_CH2_SSA</b>	DMA source memory transfer start address.	0x00000000
-------	----	--------------------	---	------------

### 1.8.25. DMA channel-2 source current address register

DMA_CH2SCA	DMA channel-2 source current address register		
Offset Address :	0x74	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>DMA_CH2_SCA[31:24]</b>							
23	22	21	20	19	18	17	16
<b>DMA_CH2_SCA[23:16]</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH2_SCA[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH2_SCA[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>DMA_CH2_SCA</b>	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

### 1.8.26. DMA channel-2 destination start address register

DMA_CH2DSA	DMA channel-2 destination start address register		
Offset Address :	0x78	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>DMA_CH2_DSA[31:24]</b>							
23	22	21	20	19	18	17	16
<b>DMA_CH2_DSA[23:16]</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH2_DSA[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH2_DSA[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>DMA_CH2_DSA</b>	DMA destination memory transfer start address.	0x00000000

### 1.8.27. DMA channel-2 destination current address register

DMA_CH2DCA	DMA channel-2 destination current address register		
Offset Address :	0x7C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>DMA_CH2_DCA[31:24]</b>							
23	22	21	20	19	18	17	16
<b>DMA_CH2_DCA[23:16]</b>							
15	14	13	12	11	10	9	8
<b>DMA_CH2_DCA[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH2_DCA[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>DMA_CH2_DCA</b>	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address	0x00000000

		space.	
--	--	--------	--

## 1.8.28. DMA channel-3 control register 0

<b>DMA_CH3A</b>	<b>DMA channel-3 control register 0</b>
Offset Address :	<b>0x80</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved				DMA_CH3_ERR2F	DMA_CH3_TH2F	DMA_CH3_TC2F	Reserved
23	22	21	20	19	18	17	16
Reserved				DMA_CH3_EIE	DMA_CH3_HIE	DMA_CH3_CIE	Reserved
15	14	13	12	11	10	9	8
DMA_CH3_REQ	Reserved	DMA_CH3_BSIZE[1:0]		DMA_CH3_PLS[1:0]		DMA_CH3_XMDS[1:0]	
7	6	5	4	3	2	1	0
Reserved	DMA_CH3_LAST	Reserved		DMA_CH3_ADSEL	DMA_CH3_LOOP	DMA_CH3_HOLD	DMA_CH3_EN

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	DMA_CH3_ERR2F	DMA channel-3 transfer error flag. This bit is same as DMA_CH3_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
26	rw	DMA_CH3_TH2F	DMA channel-3 transfer half flag. This bit is same as DMA_CH3_THF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	DMA_CH3_TC2F	DMA channel-3 transfer complete flag. This bit is same as DMA_CH3_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	DMA_CH3_EIE	DMA channel-3 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	DMA_CH3_HIE	DMA channel-3 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	DMA_CH3_CIE	DMA channel-3 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	Reserved	Reserved	0x00
15	rw	DMA_CH3_REQ	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	Reserved	Reserved	0x00
13..12	rw	DMA_CH3_BSIZE	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two or Four for ADC 16-bit or 32-bit data transfer setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	DMA_CH3_PLS	DMA channel priority level select. 0x0 = LV0 : lowest priority	0x00



			0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	
9..8	rw	<b>DMA_CH3_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>DMA_CH3_LAST</b>	DMA Channel last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set by software and hardware cleared after last loop DMA process finished. 0 = Not 1 = Yes	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH3_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3. 0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	0x00
2	rw	<b>DMA_CH3_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH3_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH3_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.29. DMA channel-3 control register 1

<b>DMA_CH3B</b>		<b>DMA channel-3 control register 1</b>					
Offset Address :		<b>0x84</b>		Reset Value :		<b>0x00030000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							<b>DMA_CH3_XPIN</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>Reserved</b>		<b>DMA_CH3_DSINC</b>	<b>DMA_CH3_SSINC</b>	<b>DMA_CH3_DINC</b>	<b>DMA_CH3_SINC</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>			<b>DMA_CH3_DET[4:0]</b>				
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>DMA_CH3_SRC[3:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..25	-	<b>Reserved</b>	Reserved	0x00

24	rw	<b>DMA_CH3_XPIN</b>	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>DMA_CH3_DSYNC</b>	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH3_SSYNC</b>	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH3_DINC</b>	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
16	rw	<b>DMA_CH3_SINC</b>	DMA source memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
15..13	-	<b>Reserved</b>	Reserved	0x00
12..8	rw	<b>DMA_CH3_DET</b>	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..0	rw	<b>DMA_CH3_SRC</b>	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

### 1.8.30. DMA channel-3 control register 1

<b>DMA_CH3NUM</b>	<b>DMA channel-3 control register 1</b>
Offset Address :	Reset Value :

0x88

0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							<b>DMA_CH3_NUM</b>
15	14	13	12	11	10	9	8
<b>DMA_CH3_NUM[15:8]</b>							
7	6	5	4	3	2	1	0
<b>DMA_CH3_NUM[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..17	-	<b>Reserved</b>	Reserved	0x00
16..0	rw	<b>DMA_CH3_NUM</b>	DMA transfer data count initial number. Value 0 is meaning that 131072 data needs to be transferred and value 0x1FFFF is transferred 131071 data. This register value must equal the integer multiples of DMA_CH3_BSIZE setting size.	0x000000

### 1.8.31. DMA channel-3 control register 1

<b>DMA_CH3CNT</b>	<b>DMA channel-3 control register 1</b>
Offset Address :	Reset Value :

0x8C

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							DMA_CH3_CNT
15	14	13	12	11	10	9	8
DMA_CH3_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH3_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16..0	r	DMA_CH3_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished or 131072 data wants to be transferred and value 0x1FFFF is still necessary to transfer 131071 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH3_LOOP is enabled, this register will be reloaded automatically by DMA_CH3_NUM after previous transfer is completed.	0x0000000

### 1.8.32. DMA channel-3 source start address register

<b>DMA_CH3SSA</b>	<b>DMA channel-3 source start address register</b>
Offset Address :	0x90
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH3_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH3_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH3_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH3_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH3_SSA	DMA source memory transfer start address.	0x00000000

### 1.8.33. DMA channel-3 source current address register

<b>DMA_CH3SCA</b>	<b>DMA channel-3 source current address register</b>
Offset Address :	0x94
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
DMA_CH3_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH3_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH3_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH3_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH3_SCA	DMA source memory transfer current address. The address operation range is limited in a 128K aligned address space. When the address is operating over the 128K boundary, the address is rolling up to 0x0000 of the 128K aligned address space.	0x00000000

## 1.8.34. DMA channel-3 destination start address register

<b>DMA_CH3DSA</b>	<b>DMA channel-3 destination start address register</b>
Offset Address :	<b>0x98</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
DMA_CH3_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH3_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH3_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH3_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>DMA_CH3_DSA</b>	DMA destination memory transfer start address.	0x00000000

## 1.8.35. DMA channel-3 destination current address register

<b>DMA_CH3DCA</b>	<b>DMA channel-3 destination current address register</b>
Offset Address :	<b>0x9C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
DMA_CH3_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH3_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH3_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH3_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>DMA_CH3_DCA</b>	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

## 1.8.36. DMA channel-4 control register 0

<b>DMA_CH4A</b>	<b>DMA channel-4 control register 0</b>
Offset Address :	<b>0xA0</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved				<b>DMA_CH4_ERR2F</b>	<b>DMA_CH4_TH2F</b>	<b>DMA_CH4_TC2F</b>	Reserved
23	22	21	20	19	18	17	16
Reserved				<b>DMA_CH4_EIE</b>	<b>DMA_CH4_HIE</b>	<b>DMA_CH4_CIE</b>	Reserved
15	14	13	12	11	10	9	8
<b>DMA_CH4_REQ</b>	Reserved	<b>DMA_CH4_BSIZE[1:0]</b>		<b>DMA_CH4_PLS[1:0]</b>		<b>DMA_CH4_XMDS[1:0]</b>	
7	6	5	4	3	2	1	0
Reserved	<b>DMA_CH4_LAST</b>	Reserved		<b>DMA_CH4_ADSEL</b>	<b>DMA_CH4_LOOP</b>	<b>DMA_CH4_HOLD</b>	<b>DMA_CH4_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	<b>DMA_CH4_ERR2F</b>	DMA channel-4 transfer error flag. This bit is same as DMA_CH4_ERRF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred)	0x00

			1 = Happened (reset event happened)	
26	rw	<b>DMA_CH4_TH2F</b>	DMA channel-4 transfer half flag. This bit is same as DMA_CH4_THF .(set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
25	rw	<b>DMA_CH4_TC2F</b>	DMA channel-4 transfer complete flag. This bit is same as DMA_CH4_TCF. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>DMA_CH4_EIE</b>	DMA channel-4 transfer error interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH4_HIE</b>	DMA channel-4 transfer half interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH4_CIE</b>	DMA channel-4 transfer complete interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>DMA_CH4_REQ</b>	DMA channel data transfer request enable. This bit is auto clear by hardware after transfer complete. 0 = No : no effect 1 = Enable	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>DMA_CH4_BSIZE</b>	DMA transfer burst size. Indicates the number of transfers that make up a single DMA data transfer. This value must be set to the data size of the peripheral. For example, set Two or Four for ADC 16-bit or 32-bit data transfer setting. 0x0 = One 0x1 = Two 0x2 = Reserved 0x3 = Four	0x00
11..10	rw	<b>DMA_CH4_PLS</b>	DMA channel priority level select. 0x0 = LV0 : lowest priority 0x1 = LV1 : normal priority 0x2 = LV2 : high priority 0x3 = LV3 : highest priority	0x00
9..8	rw	<b>DMA_CH4_XMDS</b>	DMA channel external pin trigger request mode select. When selects value 1~3, the DMA request is forced from external pin and disables internal peripheral connections or software request by DMA_CHn_REQ setting. (n=channel index) 0x0 = Disable : disable external request pin input 0x1 = Single : single request mode 0x2 = Block : block request mode 0x3 = Demand : demand request mode(active high)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>DMA_CH4_LAST</b>	DMA Channel last loop command. When the DMA channel is enabled the loop mode, this bit is set to command DMA controller to indicate the next loop is the last loop. This bit is set by software and hardware cleared after last loop DMA process finished. 0 = Not 1 = Yes	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>DMA_CH4_ADSEL</b>	DMA address increased mode select. When selects Skip3 mode, the Lsb word address is increased from 0 to 1, 1 to 2, 2 to 0 and skip address 3.	0x00

			0 = Normal : sequential increment 1 1 = SKIP3 : address increment from 0 to 1,2 then return 0	
2	rw	<b>DMA_CH4_LOOP</b>	DMA loop mode enable. When enables, the number of transaction data is automatically reloaded with the initial value in DMA_CHn_NUM and the DMA requests will be continuous. Also the source and destination memory transfer current address counters are automatically reloaded with the initial value in DMA_CHn_SSA and DMA_CHn_DSA. (n=channel index) 0 = Disable 1 = Enable	0x00
1	rw	<b>DMA_CH4_HOLD</b>	DMA channel operation hold enable. When enables, the DMA transfer operation is hold until this bit is disabled. The hold function is no effect for external pin trigger request mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>DMA_CH4_EN</b>	DMA channel operation enable. When enables, this channel can be configure. When disables, this channel will be reset. 0 = Disable 1 = Enable	0x00

### 1.8.37. DMA channel-4 control register 1

<b>DMA_CH4B</b>	<b>DMA channel-4 control register 1</b>
Offset Address :	<b>0xA4</b>
Reset Value :	<b>0x00030000</b>

31	30	29	28	27	26	25	24
Reserved							<b>DMA_CH4_XPIN</b>
23	22	21	20	19	18	17	16
Reserved		Reserved		<b>DMA_CH4_DSINC</b>	<b>DMA_CH4_SSYNC</b>	<b>DMA_CH4_DINC</b>	<b>DMA_CH4_SINC</b>
15	14	13	12	11	10	9	8
Reserved			<b>DMA_CH4_DET[4:0]</b>				
7	6	5	4	3	2	1	0
Reserved				<b>DMA_CH4_SRC[3:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	rw	<b>DMA_CH4_XPIN</b>	DMA channel external trigger pin select. 0x0 = TRG0 : DMA_TRG0 pin 0x1 = TRG1 : DMA_TRG1 pin	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19	rw	<b>DMA_CH4_DSINC</b>	DMA destination process synchronization enable bit. When the destination process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
18	rw	<b>DMA_CH4_SSYNC</b>	DMA source process synchronization enable bit. When the source process clock frequency equals to DMA process clock frequency, suggests enabling this bit to improve DMA performance. 0 = Disable 1 = Enable	0x00
17	rw	<b>DMA_CH4_DINC</b>	DMA destination memory transfer address auto increased enable. When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	0x01
16	rw	<b>DMA_CH4_SINC</b>	DMA source memory transfer address auto increased enable.	0x01

			When disables, the address is fixed after each burst data transfer complete. 0 = Disable 1 = Enable	
15..13	-	Reserved	Reserved	0x00
12..8	rw	DMA_CH4_DET	DMA channel transfer peripheral destination select. Refer the DMA function table for detail information.	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	DMA_CH4_SRC	DMA channel transfer peripheral source select. Refer the DMA function table for detail information.	0x00

### 1.8.38. DMA channel-4 control register 1

<b>DMA_CH4NUM</b>	<b>DMA channel-4 control register 1</b>
Offset Address :	Reset Value :

0xA8

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH4_NUM[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_NUM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	DMA_CH4_NUM	DMA transfer data count initial number. Value 0 is meaning that 65536 data needs to be transferred and value 0xFFFF is transferred 65535 data. This register value must equal the integer multiples of DMA_CH4_BSIZE setting size.	0x0000

### 1.8.39. DMA channel-4 control register 1

<b>DMA_CH4CNT</b>	<b>DMA channel-4 control register 1</b>
Offset Address :	Reset Value :

0xAC

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
DMA_CH4_CNT[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	DMA_CH4_CNT	DMA transfer data count current value. Value 0 is meaning that data transfer is finished or 65536 data wants to be transferred and value 0xFFFF is still necessary to transfer 65535 data. This register is read to indicate the remaining bytes to be transmitted. This register decreases after each DMA transfer. When DMA_CH4_LOOP is enabled, this register will be reloaded automatically by DMA_CH4_NUM after previous transfer is completed.	0x0000

### 1.8.40. DMA channel-4 source start address register

DMA_CH4SSA	DMA channel-4 source start address register	
Offset Address :	0xB0	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
DMA_CH4_SSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH4_SSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH4_SSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_SSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH4_SSA	DMA source memory transfer start address.	0x00000000

#### 1.8.41. DMA channel-4 source current address register

DMA_CH4SCA	DMA channel-4 source current address register	
Offset Address :	0xB4	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
DMA_CH4_SCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH4_SCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH4_SCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_SCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH4_SCA	DMA source memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

#### 1.8.42. DMA channel-4 destination start address register

DMA_CH4DSA	DMA channel-4 destination start address register	
Offset Address :	0xB8	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
DMA_CH4_DSA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH4_DSA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH4_DSA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_DSA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	DMA_CH4_DSA	DMA destination memory transfer start address.	0x00000000

#### 1.8.43. DMA channel-4 destination current address register

DMA_CH4DCA	DMA channel-4 destination current address register	
Offset Address :	0xBC	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----



DMA_CH4_DCA[31:24]							
23	22	21	20	19	18	17	16
DMA_CH4_DCA[23:16]							
15	14	13	12	11	10	9	8
DMA_CH4_DCA[15:8]							
7	6	5	4	3	2	1	0
DMA_CH4_DCA[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	DMA_CH4_DCA	DMA destination memory transfer current address. The address operation range is limited in a 64K aligned address space. When the address is operating over the 64K boundary, the address is rolling up to 0x0000 of the 64K aligned address space.	0x00000000

## 1.8.44. DMA Register Map

DMA Register Map

Register Number = 43

0	DMA_CH0_GIF	0	DMA_IEA	0	DMA_EN	0	DMA_CH0_EN	0	DMA_CH0_SRC [3:0]	0	DMA_CH0_NUM [16:0]																																															
1	DMA_CH0_TCF	0	DMA_PRI_MDS	0	DMA_CH0_HOLD	0	DMA_CH0_LOOP	0	DMA_CH0_ADSEL	0																	DMA_CH0_CNT [16:0]																															
2	DMA_CH0_THF	0	DMA_FGBUS_SEL	0	DMA_CH0_LOOP	0	DMA_CH0_ADSEL	0	DMA_CH0_SRC [3:0]	0																																	DMA_CH0_SSA [31:0]															
3	DMA_CH0_ERRF	0	Reserved	0	DMA_CH0_ADSEL	0	DMA_CH0_ADSEL	0	DMA_CH0_SRC [3:0]	0																																																
4	DMA_CH1_GIF	0	Reserved	0	DMA_GPL_CHS [2:0]	0	Reserved	0	Reserved	0	DMA_CH0_NUM [16:0]																																															
5	DMA_CH1_TCF	0		DMA_GPL_CHS [2:0]	0	Reserved	0	Reserved	0	Reserved																	0																															
6	DMA_CH1_THF	0		DMA_GPL_CHS [2:0]	0	DMA_CH0_LAST	0	DMA_CH0_LAST	0	Reserved																	0																															
7	DMA_CH1_ERRF	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0																	DMA_CH0_NUM [16:0]																															
8	DMA_CH2_GIF	0	DMA_CH0_XMDS [1:0]	0	DMA_CH0_XMDS [1:0]	0	DMA_CH0_DET [4:0]	0	DMA_CH0_DET [4:0]	0																																																
9	DMA_CH2_TCF	0	DMA_CH0_PLS [1:0]	0	DMA_CH0_PLS [1:0]	0	DMA_CH0_DET [4:0]	0	DMA_CH0_DET [4:0]	0																																																
10	DMA_CH2_THF	0	Reserved	0	DMA_CH0_BSIZE [1:0]	0	Reserved	0	Reserved	0																																																
11	DMA_CH2_ERRF	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	DMA_CH0_NUM [16:0]																																															
12	DMA_CH3_GIF	0		DMA_CH0_REQ	0	DMA_CH0_REQ	0	Reserved	0	Reserved																	0																															
13	DMA_CH3_TCF	0		DMA_CH0_SINC	1	DMA_CH0_SINC	1	DMA_CH0_DET [4:0]	0	DMA_CH0_DET [4:0]																	0																															
14	DMA_CH3_THF	0		DMA_CH0_DINC	1	DMA_CH0_DINC	1	DMA_CH0_DET [4:0]	0	DMA_CH0_DET [4:0]																	0																															
15	DMA_CH3_ERRF	0	DMA_CH0_EIE	0	DMA_CH0_EIE	0	DMA_CH0_DSINC	0	DMA_CH0_DSINC	0	DMA_CH0_NUM [16:0]																																															
16	DMA_CH4_GIF	0	DMA_CH0_ENB	0	Reserved	0	DMA_CH0_SINC	1	DMA_CH0_SINC	1																																																
17	DMA_CH4_TCF	0	DMA_CH1_ENB	0	DMA_CH0_CIE	0	DMA_CH0_DINC	1	DMA_CH0_DINC	1																																																
18	DMA_CH4_THF	0	DMA_CH2_ENB	0	DMA_CH0_HIE	0	DMA_CH0_SSYNC	0	DMA_CH0_SSYNC	0																																																
19	DMA_CH4_ERRF	0	DMA_CH3_ENB	0	DMA_CH0_EIE	0	DMA_CH0_DSINC	0	DMA_CH0_DSINC	0	DMA_CH0_NUM [16:0]																																															
20	Reserved	0	DMA_CH4_ENB	0	Reserved	0	Reserved	0	Reserved	0																																																
21		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0																																																
22		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0																																																
23		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0																																																
24	Reserved	0	Reserved	0	Reserved	0	DMA_CH0_XPIN	0	DMA_CH0_XPIN	0	DMA_CH0_NUM [16:0]																																															
25		0		Reserved		0		Reserved		0																																																
26		0		DMA_CH0_TC2F		0		DMA_CH0_TC2F		0																																																
27		0		DMA_CH0_TH2F		0		DMA_CH0_TH2F		0																																																
28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	DMA_CH0_NUM [16:0]																																															
29		0		Reserved		0		Reserved		0																																																
30		0		Reserved		0		Reserved		0																																																
31		0		Reserved		0		Reserved		0																																																
Offset	Register	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00030000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x00	DMA_STA	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x04	DMA_INT	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x10	DMA_CR0	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x20	DMA_CH0A	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x24	DMA_CH0B	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x28	DMA_CH0NUM	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x2C	DMA_CH0CNT	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									
0x30	DMA_CH0SSA	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000																									

MG32F02N Register Definitions (2025\_0401)

0x58	DMA_CH1DSA	DMA_CH1_DSA [31:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
0x5C	DMA_CH1DCA	DMA_CH1_DCA [31:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
0x60	DMA_CH2A	DMA_CH2_EN				DMA_CH2_HOLD				DMA_CH2_LOOP				DMA_CH2_ADSEL				Reserved				DMA_CH2_LAST				Reserved				DMA_CH2_XMDS [1:0]				DMA_CH2_PL5 [1:0]				DMA_CH2_BSIZE [1:0]				Reserved				DMA_CH2_REQ				Reserved				DMA_CH2_CIE				DMA_CH2_HIE				DMA_CH2_EIE				Reserved				Reserved				DMA_CH2_TC2F				DMA_CH2_TH2F				DMA_CH2_ERR2F																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MG32F02N Register Definitions (2025\_0401) Page-165

MG32F02N Register Definitions (2025\_0401) Page-166

## 1.9. Reset Control Registers

<b>Reset Control</b>	<b>(RST) Reset Source Controller</b>
Base Address :	<b>0x4C000000</b>

### 1.9.1. RST Reset status register

RST_STA	RST Reset status register		
Offset Address :	0x00	Reset Value :	0xC0000001

31	30	29	28	27	26	25	24
RST_CRF	RST_WRF	Reserved					
23	22	21	20	19	18	17	16
Reserved			Reserved	Reserved	Reserved	RST_CMP1F	RST_CMP0F
15	14	13	12	11	10	9	8
Reserved		RST_ADCF	RST_WWDTF	RST_IWDTF	RST_MEMF	Reserved	RST_CSCF
7	6	5	4	3	2	1	0
RST_BOD2F	RST_LPMF	RST_BOD1F	RST_BOD0F	RST_CPUF	RST_EXF	RST_SWF	RST_PORF

Bit	Attr	Bit Name	Description	Reset
31	rw	RST_CRF	Cold reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01
30	rw	RST_WRF	Warm reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01
29..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	rw	RST_CMP1F	Comparator CMP1 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
16	rw	RST_CMP0F	Comparator CMP0 threshold comparison reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	RST_ADCF	ADC analog voltage watch-dog reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
12	rw	RST_WWDTF	WWDT reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
11	rw	RST_IWDTF	IWDT reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
10	rw	RST_MEMF	Flash memory read/write protect or illegal address error reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred)	0x00

			1 = Happened (reset event happened)	
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>RST_CSCF</b>	CSC missing clock detect reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
7	rw	<b>RST_BOD2F</b>	BOD2 reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
6	rw	<b>RST_LPMF</b>	Low power mode reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	<b>RST_BOD1F</b>	BOD1 reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	rw	<b>RST_BOD0F</b>	BOD0 reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	rw	<b>RST_CPUF</b>	CPU SYSRESETREQ bit system reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
2	rw	<b>RST_EXF</b>	External input reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
1	rw	<b>RST_SWF</b>	Software forced reset flag. Software write 1 to clear and is no effect by writing 0. (This bit only reset by POR reset) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	rw	<b>RST_PORF</b>	Power-on reset flag. Software write 1 to clear and is no effect by writing 0. This bit reset by POR reset and set after POR reset. 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x01

### 1.9.2. RST write protected Key register

<b>RST_KEY</b>		<b>RST write protected Key register</b>					
Offset Address :		<b>0x0C</b>		Reset Value :		<b>0x00000001</b>	
31	30	29	28	27	26	25	24
<b>RST_LOCK[15:8]</b>							
23	22	21	20	19	18	17	16
<b>RST_LOCK[7:0]</b>							
15	14	13	12	11	10	9	8
<b>RST_KEY[15:8]</b>							
7	6	5	4	3	2	1	0
<b>RST_KEY[7:0]</b>							

  

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>RST_LOCK</b>	Reset lock register. Write value 0x712A to lock the register write access except RST_STA, RST_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. For read access :	0x0000



			0 = Unlocked 1 = Locked	
15..0	rw	<b>RST_KEY</b>	Reset key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except RST_STA , RST_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.9.3. RST control register 0

<b>RST_CR0</b>	<b>RST control register 0</b>
Offset Address :	Reset Value :
<b>0x10</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved						Reserved	<b>RST_WWDT_WDIS</b>
23	22	21	20	19	18	17	16
Reserved						<b>RST_PE_DIS1</b>	<b>RST_PE_DIS0</b>
15	14	13	12	11	10	9	8
<b>RST_PD_DIS1</b>	<b>RST_PD_DIS0</b>	<b>RST_PC_DIS1</b>	<b>RST_PC_DIS0</b>	<b>RST_PB_DIS1</b>	<b>RST_PB_DIS0</b>	<b>RST_PA_DIS1</b>	<b>RST_PA_DIS0</b>
7	6	5	4	3	2	1	0
Reserved		Reserved	Reserved	Reserved	Reserved	<b>RST_SW_EN</b>	Reserved

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	rw	<b>RST_WWDT_WDIS</b>	WWDT module Warm reset disable bit. When disables, the WWDT module cannot reset by Warm reset and only reset by Cold reset. 0 = Enable 1 = Disable	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	<b>RST_PE_DIS1</b>	Warm reset disable for PE[9:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
16	rw	<b>RST_PE_DIS0</b>	Warm reset disable for PE[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
15	rw	<b>RST_PD_DIS1</b>	Warm reset disable for PD[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
14	rw	<b>RST_PD_DIS0</b>	Warm reset disable for PD[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
13	rw	<b>RST_PC_DIS1</b>	Warm reset disable for PC[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
12	rw	<b>RST_PC_DIS0</b>	Warm reset disable for PC[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.)	0x00

			0 = Enable 1 = Disable	
11	rw	<b>RST_PB_DIS1</b>	Warm reset disable for PB[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
10	rw	<b>RST_PB_DIS0</b>	Warm reset disable for PB[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
9	rw	<b>RST_PA_DIS1</b>	Warm reset disable for PA[11:8] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
8	rw	<b>RST_PA_DIS0</b>	Warm reset disable for PA[3:0] pins. It is including of IO mode setting and port latch value. (The register is reset to default value only after Cold reset.) 0 = Enable 1 = Disable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>RST_SW_EN</b>	System software forced reset enable for whole chip reset 0 = No operation 1 = Generate reset	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.9.4. RST Cold reset enable register

<b>RST_CE</b>	<b>RST Cold reset enable register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>			<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>RST_CMP1_CE</b>	<b>RST_CMP0_CE</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>RST_ADC_CE</b>	<b>RST_WWDT_CE</b>	<b>RST_IWDTC</b>	<b>RST_MEM_CE</b>	<b>Reserved</b>	<b>RST_CSC_CE</b>
7	6	5	4	3	2	1	0
<b>RST_BOD2_CE</b>	<b>RST_LPM_CE</b>	<b>RST_BOD1_CE</b>	<b>RST_BOD0_CE</b>	<b>RST_CPU_CE</b>	<b>RST_EX_CE</b>	<b>RST_SW_CE</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..21	-	<b>Reserved</b>	Reserved	0x00
20	-	<b>Reserved</b>	Reserved	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>RST_CMP1_CE</b>	Comparator CMP1 threshold comparison Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
16	rw	<b>RST_CMP0_CE</b>	Comparator CMP0 threshold comparison Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00

15..14	-	Reserved	Reserved	0x00
13	rw	RST_ADC_CE	ADC analog voltage watch-dog Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
12	rw	RST_WWDT_CE	WWDT Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
11	rw	RST_IWDT_CE	IWDT Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
10	rw	RST_MEM_CE	Flash memory read/write protect or illegal address error Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	RST_CSC_CE	CSC missing clock detect Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
7	rw	RST_BOD2_CE	BOD2 Cold reset enable. 0 = Disable 1 = Enable	0x00
6	rw	RST_LPM_CE	Low power STOP mode Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
5	rw	RST_BOD1_CE	BOD1 Cold reset enable. 0 = Disable 1 = Enable	0x00
4	rw	RST_BOD0_CE	BOD0 Cold reset enable. 0 = Disable 1 = Enable	0x00
3	rw	RST_CPU_CE	CPU SYSRESETREQ bit forced Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
2	rw	RST_EX_CE	External input Cold reset enable. This bit is loaded from CFG_EXRST_SEL after reset . (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
1	rw	RST_SW_CE	Software forced Cold reset enable. (This bit only reset by POR reset) 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.9.5. RST Warm reset enable register

<b>RST_WE</b>	<b>RST Warm reset enable register</b>
Offset Address :	0x18
Reset Value :	0x0000000E

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			Reserved	Reserved	Reserved	RST_CMP1_WE	RST_CMP0_WE
15	14	13	12	11	10	9	8
Reserved		RST_ADC_WE	RST_WWDT_WE	RST_IWDT_WE	RST_MEM_WE	Reserved	RST_CSC_WE
7	6	5	4	3	2	1	0

RST_BOD2_WE	RST_LPM_WE	RST_BOD1_WE	RST_BOD0_WE	RST_CPU_WE	RST_EX_WE	RST_SW_WE	Reserved
Bit	Attr	Bit Name	Description	Reset			
31..24	-	Reserved	Reserved	0x00			
23..21	-	Reserved	Reserved	0x00			
20	-	Reserved	Reserved	0x00			
19	-	Reserved	Reserved	0x00			
18	-	Reserved	Reserved	0x00			
17	rw	RST_CMP1_WE	Comparator CMP1 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00			
16	rw	RST_CMP0_WE	Comparator CMP0 threshold comparison Warm reset enable. 0 = Disable 1 = Enable	0x00			
15..14	-	Reserved	Reserved	0x00			
13	rw	RST_ADC_WE	ADC analog voltage watch-dog Warm reset enable. 0 = Disable 1 = Enable	0x00			
12	rw	RST_WWDT_WE	WWDT Warm reset enable. 0 = Disable 1 = Enable	0x00			
11	rw	RST_IWDT_WE	IWDT Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00			
10	rw	RST_MEM_WE	Flash memory read/write protect or illegal address error Warm reset enable. 0 = Disable 1 = Enable	0x00			
9	-	Reserved	Reserved	0x00			
8	rw	RST_CSC_WE	CSC missing clock detect Warm reset enable. 0 = Disable 1 = Enable	0x00			
7	rw	RST_BOD2_WE	BOD2 Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00			
6	rw	RST_LPM_WE	Low power STOP mode Warm reset enable. 0 = Disable 1 = Enable	0x00			
5	rw	RST_BOD1_WE	BOD1 Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00			
4	rw	RST_BOD0_WE	BOD0 Warm reset enable. (The register is reset and loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00			
3	rw	RST_CPU_WE	CPU SYSRESETREQ bit forced Warm reset enable. 0 = Disable 1 = Enable	0x01			
2	rw	RST_EX_WE	External input Warm reset enable. (The register is set to enable after Cold reset. if OR CFG_EXRST_PIN is enabled.) 0 = Disable 1 = Enable	0x01			
1	rw	RST_SW_WE	Software forced Warm reset enable. 0 = Disable 1 = Enable	0x01			
0	-	Reserved	Reserved	0x00			

## 1.9.6. RST AHB reset register

RST_AHB	RST AHB reset register		
Offset Address :	0x1C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved			RST_GPL_EN
7	6	5	4	3	2	1	0
Reserved			RST_IOPE_EN	RST_IOPD_EN	RST_IOPC_EN	RST_IOPB_EN	RST_IOPA_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	RST_GPL_EN	System software forced reset enable for GPL module. 0 = No-Reset 1 = Reset	0x00
7..5	-	Reserved	Reserved for IOPF~IOPH	0x00
4	rw	RST_IOPE_EN	System software forced reset enable for IO Port-E. 0 = No-Reset 1 = Reset	0x00
3	rw	RST_IOPD_EN	System software forced reset enable for IO Port-D. 0 = No-Reset 1 = Reset	0x00
2	rw	RST_IOPC_EN	System software forced reset enable for IO Port-C. 0 = No-Reset 1 = Reset	0x00
1	rw	RST_IOPB_EN	System software forced reset enable for IO Port-B. 0 = No-Reset 1 = Reset	0x00
0	rw	RST_IOPA_EN	System software forced reset enable for IO Port-A. 0 = No-Reset 1 = Reset	0x00

## 1.9.7. RST APB reset register 0

RST_APB0	RST APB reset register 0		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		RST_APX_EN	Reserved	Reserved			
23	22	21	20	19	18	17	16
RST_URT7_EN	RST_URT6_EN	RST_URT5_EN	RST_URT4_EN	Reserved	RST_URT2_EN	RST_URT1_EN	RST_URT0_EN
15	14	13	12	11	10	9	8
Reserved	RST_CAN0_EN	Reserved	RST_SPI0_EN	Reserved		RST_I2C1_EN	RST_I2C0_EN
7	6	5	4	3	2	1	0
RST_WWDT_EN	RST_IWDT_EN	RST_RTC_EN	RST_OPA_EN	Reserved	RST_CMP_EN	Reserved	RST_ADC0_EN

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	RST_APX_EN	System software forced reset enable for APB module. 0 = No-Reset 1 = Reset	0x00

28	-	Reserved	Reserved	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	RST_URT7_EN	System software forced reset enable for URT7 module. 0 = No-Reset 1 = Reset	0x00
22	rw	RST_URT6_EN	System software forced reset enable for URT6 module. 0 = No-Reset 1 = Reset	0x00
21	rw	RST_URT5_EN	System software forced reset enable for URT5 module. 0 = No-Reset 1 = Reset	0x00
20	rw	RST_URT4_EN	System software forced reset enable for URT4 module. 0 = No-Reset 1 = Reset	0x00
19	-	Reserved	Reserved	0x00
18	rw	RST_URT2_EN	System software forced reset enable for URT2 module. 0 = No-Reset 1 = Reset	0x00
17	rw	RST_URT1_EN	System software forced reset enable for URT1 module. 0 = No-Reset 1 = Reset	0x00
16	rw	RST_URT0_EN	System software forced reset enable for URT0 module. 0 = No-Reset 1 = Reset	0x00
15	-	Reserved	Reserved	0x00
14	rw	RST_CAN0_EN	System software forced reset enable for CAN0 module. 0 = No-Reset 1 = Reset	0x00
13	-	Reserved	Reserved	0x00
12	rw	RST_SPI0_EN	System software forced reset enable for SP00 module. 0 = No-Reset 1 = Reset	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	RST_I2C1_EN	System software forced reset enable for I2C1 module. 0 = No-Reset 1 = Reset	0x00
8	rw	RST_I2C0_EN	System software forced reset enable for I2C0 module. 0 = No-Reset 1 = Reset	0x00
7	rw	RST_WWDT_EN	System software forced reset enable for WWDT module. 0 = No-Reset 1 = Reset	0x00
6	rw	RST_IWDT_EN	System software forced reset enable for IWDT module. 0 = No-Reset 1 = Reset	0x00
5	rw	RST_RTC_EN	System software forced reset enable for RTC module. 0 = No-Reset 1 = Reset	0x00
4	rw	RST_OPA_EN	System software forced reset enable for OPA module. 0 = No-Reset 1 = Reset	0x00
3	-	Reserved	Reserved	0x00
2	rw	RST_CMP_EN	System software forced reset enable for CMP module. 0 = No-Reset 1 = Reset	0x00
1	-	Reserved	Reserved	0x00
0	rw	RST_ADC0_EN	System software forced reset enable for ADC0 module. 0 = No operation 1 = Generate reset	0x00

## 1.9.8. RST APB reset register 1

<b>RST_APB1</b>	<b>RST APB reset register 1</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			RST_LCD_EN	Reserved			
15	14	13	12	11	10	9	8
RST_TM36_EN	Reserved		Reserved	RST_TM26_EN	Reserved	Reserved	RST_TM20_EN
7	6	5	4	3	2	1	0
RST_TM16_EN	Reserved		RST_TM10_EN	Reserved		RST_TM01_EN	RST_TM00_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	RST_LCD_EN	System software forced reset enable for LCD module. 0 = No-Reset 1 = Reset	0x00
19..16	-	Reserved	Reserved	0x00
15	rw	RST_TM36_EN	System software forced reset enable for TM36 module. 0 = No-Reset 1 = Reset	0x00
14..13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	RST_TM26_EN	System software forced reset enable for TM26 module. 0 = No-Reset 1 = Reset	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	rw	RST_TM20_EN	System software forced reset enable for TM20 module. 0 = No-Reset 1 = Reset	0x00
7	rw	RST_TM16_EN	System software forced reset enable for TM16 module. 0 = No-Reset 1 = Reset	0x00
6..5	-	Reserved	Reserved	0x00
4	rw	RST_TM10_EN	System software forced reset enable for TM10 module. 0 = No-Reset 1 = Reset	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	RST_TM01_EN	System software forced reset enable for TM01 module. 0 = No-Reset 1 = Reset	0x00
0	rw	RST_TM00_EN	System software forced reset enable for TM00 module. 0 = No-Reset 1 = Reset	0x00

## 1.9.9. RST Register Map

RST Register Map

Register Number = 8

0	RST_PORF	1	RST_KEY[15:0]																1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	RST_IOPA_EN	0	RST_ADC0_EN	0	RST_TM00_EN	0																																																																																																																																																																																																																																																																																																																																																																									
1	RST_SWF	0																	0	RST_SW_EN	0	RST_SW_CE	0	RST_SW_WE	0	RST_IOPB_EN	0	Reserved	0	RST_TM01_EN	0																																																																																																																																																																																																																																																																																																																																																																											
2	RST_EXF	0																	0	Reserved	0	RST_EX_CE	0	RST_EX_WE	1	RST_IOPC_EN	0	RST_CMP_EN	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																											
3	RST_CPUF	0																	0	Reserved	0	RST_CPU_CE	0	RST_CPU_WE	1	RST_IOPD_EN	0	Reserved	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																											
4	RST_BOD0F	0																	0	Reserved	0	RST_BOD0_CE	0	RST_BOD0_WE	0	RST_IOPE_EN	0	RST_OPA_EN	0	RST_TM10_EN	0																																																																																																																																																																																																																																																																																																																																																																											
5	RST_BOD1F	0																	0	Reserved	0	RST_BOD1_CE	0	RST_BOD1_WE	0	Reserved		0	RST_RTC_EN	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																										
6	RST_LPMF	0																	0	Reserved		0	RST_LPM_CE	0	RST_LPM_WE	0	Reserved		0	RST_IWD1_EN	0	RST_TM16_EN	0																																																																																																																																																																																																																																																																																																																																																																									
7	RST_BOD2F	0																	0	Reserved	0	RST_BOD2_CE	0	RST_BOD2_WE	0	Reserved		0	RST_WWDT1_EN	0	RST_TM16_EN	0																																																																																																																																																																																																																																																																																																																																																																										
8	RST_CSCF	0																	0	RST_PA_DIS0	0	RST_CSC_CE	0	RST_CSC_WE	0	RST_GPL_EN	0	RST_I2C0_EN	0	RST_TM20_EN	0																																																																																																																																																																																																																																																																																																																																																																											
9	Reserved	0																	0	RST_PA_DIS1	0	Reserved	0	Reserved	0	RST_I2C1_EN	0	Reserved	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																											
10	RST_MEMF	0																	0	RST_PB_DIS0	0	RST_MEM_CE	0	RST_MEM_WE	0	Reserved		0	Reserved	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																										
11	RST_IWD1F	0																	0	RST_PB_DIS1	0	RST_IWD1_CE	0	RST_IWD1_WE	0	Reserved		0	Reserved	0	RST_TM26_EN	0																																																																																																																																																																																																																																																																																																																																																																										
12	RST_WWDT1F	0																	0	RST_PC_DIS0	0	RST_WWDT1_CE	0	RST_WWDT1_WE	0	Reserved	0	RST_SPI0_EN	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																											
13	RST_ADCF	0																	0	RST_PC_DIS1	0	RST_ADC_CE	0	RST_ADC_WE	0	Reserved	0	Reserved	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																											
14	Reserved	0																	0	RST_PD_DIS0	0	Reserved		0	Reserved	0	Reserved	0	RST_CAN0_EN	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																										
15	Reserved	0																	0	RST_PD_DIS1	0	Reserved		0	Reserved	0	Reserved	0	Reserved	0	RST_TM36_EN	0																																																																																																																																																																																																																																																																																																																																																																										
16	RST_CMP0F	0																	0	RST_PE_DIS0	0	RST_CMP0_CE	0	RST_CMP0_WE	0	Reserved		0	RST_UR10_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																									
17	RST_CMP1F	0																	0	RST_PE_DIS1	0	RST_CMP1_CE	0	RST_CMP1_WE	0	Reserved		0	RST_UR11_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																									
18	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	RST_UR12_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
19	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	Reserved	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
20	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	Reserved	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
21	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	RST_UR14_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
22	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	RST_UR15_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
23	Reserved	0																	0	Reserved		0	Reserved	0	Reserved	0	Reserved		0	RST_UR16_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
24	RST_LOCK[15:0]		0																	0	RST_WWDT1_WDIS	0	Reserved		0	Reserved		0	RST_UR17_EN	0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																									
25			0																	0	Reserved	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
26	Reserved		0																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																							
27	Reserved		0																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																							
28	Reserved		0																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																							
29	Reserved		0																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																							
30	RST_WRF	1																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
31	RST_CRF	1																	0	Reserved		0	Reserved		0	Reserved		0	Reserved		0	Reserved		0																																																																																																																																																																																																																																																																																																																																																																								
Offset	Register	0x00	0x0C	0x10	0x14	0x18	0x1C	0x20	0x24	Reset	0xC0000001	0x00000001	0x00000000	0x00000000	0x00000000	0x0000000E	0x00000000	0x00000000	0x00000000	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x0



## 1.10. Clock Control Registers

<b>Clock Control</b>	<b>(CSC) Clock Source Controller</b>
Base Address :	<b>0x4C010000</b>

### 1.10.1. CSC status register

CSC_STA	CSC status register		
Offset Address :	0x00	Reset Value :	0x00020000

31	30	29	28	27	26	25	24
CSC_PLL_STA	CSC_IHRCO_STA	CSC_ILRCO_STA	CSC_XOSC_STA	Reserved	CSC_MAIN_STA[2:0]		
23	22	21	20	19	18	17	16
CSC_HS_STA[3:0]				CSC_LS_STA[3:0]			
15	14	13	12	11	10	9	8
Reserved		CSC_PLLI_STA[1:0]		CSC_HS2_STA[3:0]			
7	6	5	4	3	2	1	0
CSC_MCDF	CSC_PLLF	CSC_IHRCOF	CSC_ILRCOF	Reserved		CSC_XOSCF	Reserved

Bit	Attr	Bit Name	Description	Reset
31	r	CSC_PLL_STA	PLL clock stable and ready status after PLL enabled. 0 = Unready 1 = Ready	0x00
30	r	CSC_IHRCO_STA	IHRCO clock stable and ready status after IHRCO enabled. 0 = Unready 1 = Ready	0x00
29	r	CSC_ILRCO_STA	ILRCO clock stable and ready status after ILRCO enabled. 0 = Unready 1 = Ready	0x00
28	r	CSC_XOSC_STA	XOSC clock stable and ready status after XOSC enabled. 0 = Unready 1 = Ready	0x00
27	-	Reserved	Reserved	0x00
26..24	r	CSC_MAIN_STA	System main clock source select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x1 = CK_HS : MUX has switched and clock is ready 0x2 = CK_PLLI : MUX has switched and clock is ready 0x4 = CK_PLL0 : MUX has switched and clock is ready	0x00
23..20	r	CSC_HS_STA	Input high speed clock source select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x1 = IHRCO 0x2 = XOSC 0x4 = ILRCO 0x8 = CK_EXT	0x00
19..16	r	CSC_LS_STA	Input low speed clock source select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x2 = XOSC 0x4 = ILRCO 0x8 = CK_EXT	0x02
15..14	-	Reserved	Reserved	0x00
13..12	r	CSC_PLLI_STA	PLL input clock source select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x1 = CK_HS	0x00

			0x2 = CK_HS2	
11..8	r	<b>CSC_HS2_STA</b>	Input high speed clock source-2 select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x1 = IHRCO 0x2 = XOSC 0x4 = Reserved 0x8 = CK_EXT	0x00
7	rw	<b>CSC_MCDF</b>	XOSC missing clock detect failure event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	<b>CSC_PLLF</b>	PLL clock stable and ready detect flag. This flag will be asserted after PLL is enabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	<b>CSC_IHRCOF</b>	IHRCO clock stable and ready detect flag. This flag will be asserted after IHRCO is enabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	<b>CSC_ILRCOF</b>	ILRCO clock stable and ready detect flag. This flag will be asserted after ILRCO is enabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>CSC_XOSCF</b>	XOSC clock stable and ready detect flag. This flag will be asserted after XOSC is enabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.10.2. CSC interrupt enable register

<b>CSC_INT</b>	<b>CSC interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>CSC_MCD_IE</b>	<b>CSC_PLL_IE</b>	<b>CSC_IHRCO_IE</b>	<b>CSC_ILRCO_IE</b>	<b>Reserved</b>		<b>CSC_XOSC_IE</b>	<b>CSC_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>CSC_MCD_IE</b>	XOSC missing clock detect failure event interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	<b>CSC_PLL_IE</b>	PLL clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	<b>CSC_IHRCO_IE</b>	IHRCO clock stable interrupt enable.	0x00

			0 = Disable 1 = Enable	
4	rw	<b>CSC_ILRCO_IE</b>	ILRCO clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>CSC_XOSC_IE</b>	XOSC clock stable interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>CSC_IEA</b>	CSC interrupt all enable. When disables, the CSC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.10.3. CSC OSC and PLL control register

<b>CSC_PLL</b>	<b>CSC OSC and PLL control register</b>
Offset Address :	0x08
Reset Value :	0x00601801

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>CSC_PLL_MULS[3:0]</b>			
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>Reserved</b>		<b>Reserved</b>		<b>CSC_XOSC_GN[1:0]</b>	
15	14	13	12	11	10	9	8
<b>Reserved</b>			<b>CSC_PLL_MULX[3:0]</b>				<b>CSC_PLL_MUL</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>Reserved</b>			<b>Reserved</b>	<b>CSC_PLLI_SEL</b>	<b>CSC_PLL_MDS</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27..24	rw	<b>CSC_PLL_MULS</b>	CSC PLL multiplication S value. These bits are no effect when CSC_PLL_MDS=0. This register value is indicated the PLL multiplication S (MULS) value. The PLL multiplication value (MUL) equals MULP*2 and adds MULS. The PLL output is input clock x MUL.	0x00
23..22	-	<b>Reserved</b>	Reserved	0x01
21..20	-	<b>Reserved</b>	Reserved	0x02
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>CSC_XOSC_GN</b>	Gain control bits of XOSC. (The default value is loaded from CFG OR after Warm reset) 0x0 = 32K_Normal (for 32KHz crystal) 0x1 = Medium 0x2 = 32K_Lowest (for 32KHz crystal) 0x3 = Reserved	0x00
15..13	-	<b>Reserved</b>	Reserved	0x00
12..9	rw	<b>CSC_PLL_MULX</b>	CSC PLL multiplication P value. These bits are no effect when CSC_PLL_MDS=0. This register value is indicated the PLL multiplication P (MULP) value. The PLL multiplication value (MUL) equals MULP*2 and adds MULS. The PLL output is input clock x MUL. MULP value can not be 0 and must be large MULS value.	0x0C
8	rw	<b>CSC_PLL_MUL</b>	CSC PLL multiplication factor select. These bits are no effect when CSC_PLL_MDS=1. 0 = 16 : PLL input clock x 16 1 = 24 : PLL input clock x 24	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6..3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>CSC_PLLI_SEL</b>	CSC PLL input clock source select.	0x00

			0 = CK_HS 1 = CK_HS2	
0	rw	<b>CSC_PLL_MDS</b>	CSC PLL multiplication mode select. 0 = MUL : Use CSC_PLL_MUL as PLL multiplication value 1 = MULX : Use CSC_PLL_MULX as PLL multiplication value	0x01

#### 1.10.4. CSC write protected Key register

<b>CSC_KEY</b>	<b>CSC write protected Key register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CSC_KEY[15:8]							
7	6	5	4	3	2	1	0
CSC_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	<b>CSC_KEY</b>	CSC key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except CSC_STA, CSC_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

#### 1.10.5. CSC clock source control register 0

<b>CSC_CR0</b>	<b>CSC clock source control register 0</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
CSC_MCD_SEL[1:0]		Reserved			CSC_IHRCO_SEL	Reserved	CSC_ST_SEL
15	14	13	12	11	10	9	8
CSC_MAIN_SEL[1:0]		CSC_HS2_SEL[1:0]		CSC_HS_SEL[1:0]		CSC_LS_SEL[1:0]	
7	6	5	4	3	2	1	0
Reserved		CSC_PLL_EN	CSC_MCD_DIS	CSC_IHRCO_EN	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	rw	<b>CSC_MCD_SEL</b>	Missing clock detection duration select. 0x0 = 125us 0x1 = 250us 0x2 = 500us 0x3 = 1ms	0x00
21..19	-	Reserved	Reserved	0x00
18	rw	<b>CSC_IHRCO_SEL</b>	IHRCO clock frequency trimming set select. 0 = 12 : 12MHz from trimming set 0 1 = 11 : 11.059MHz from trimming set 1	0x00
17	-	Reserved	Reserved	0x00
16	rw	<b>CSC_ST_SEL</b>	System tick timer external clock source select. 0 = HCLK8 : HCLK divided by 8 1 = CK_LS2 : CK_LS divided by 2	0x00
15..14	rw	<b>CSC_MAIN_SEL</b>	System main clock source select.	0x00

			0x0 = CK_HS 0x1 = CK_PLLI 0x2 = CK_PLLO 0x3 = Reserved	
13..12	rw	<b>CSC_HS2_SEL</b>	Input high speed clock-2 source select. 0x0 = IHRCO 0x1 = XOSC 0x2 = Reserved 0x3 = CK_EXT	0x00
11..10	rw	<b>CSC_HS_SEL</b>	Input high speed clock source select. (The default setting is IHRCO or ILRCO which value is loaded from CFG OR after Warm reset) 0x0 = IHRCO 0x1 = XOSC 0x2 = ILRCO 0x3 = CK_EXT	0x00
9..8	rw	<b>CSC_LS_SEL</b>	Input low speed clock source select 0x0 = Reserved 0x1 = XOSC 0x2 = ILRCO 0x3 = CK_EXT	0x02
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>CSC_PLL_EN</b>	PLL circuit enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>CSC_MCD_DIS</b>	MCD missing clock detector circuit disable. 0 = Enable 1 = Disable	0x00
3	rw	<b>CSC_IHRCO_EN</b>	IHRCO circuit enable. (The register is reset and loaded from CFG OR only after Warm reset.) 0 = Disable 1 = Enable	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

### 1.10.6. CSC clock divider register

<b>CSC_DIV</b>	<b>CSC clock divider register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27..26	rw	<b>CSC_UT_DIV</b>	Unit time clock source divider. 0x0 = DIV32 : divided by 32 0x1 = DIV8 : divided by 8 0x2 = DIV16 : divided by 16 0x3 = DIV128 : divided by 128	0x00
25	-	<b>Reserved</b>	Reserved	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	-	<b>Reserved</b>	Reserved	0x00
19	-	<b>Reserved</b>	Reserved	0x00

18..16	rw	<b>CSC_APB_DIV</b>	APB clock source divider. Value 0~4 mean to divide by 1,2,4,8,16. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16	0x00
15..12	-	<b>Reserved</b>	Reserved	0x00
11..8	rw	<b>CSC_AHB_DIV</b>	AHB clock source divider. Value 0~9 mean to divide by 1,2,4,8,16,32,64,128,256,512. When DMA with internal flash access function is using, this register can set DIV1, DIV2 or DIV4 only. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>CSC_PLLO_DIV</b>	PLL output clock source divider 0x0 = DIV4 : divided by 4 0x1 = DIV3 : divided by 3 0x2 = DIV2 : divided by 2 0x3 = DIV1 : divided by 1	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1..0	rw	<b>CSC_PLLI_DIV</b>	PLL input clock source divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV6 : divided by 6	0x00
31..0	rw		CSC internal clock output control register	0x00000000
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6..4	rw	<b>CSC_CKO_SEL</b>	Internal clock output source select 0x0 = CK_MAIN 0x1 = CK_AHB 0x2 = CK_APB 0x3 = CK_HS 0x4 = CK_LS 0x5 = CK_XOSC	0x00
3..2	rw	<b>CSC_CKO_DIV</b>	Internal clock output divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CSC_CKO_EN</b>	Internal clock output enable. When enables, it will reset the output divider. 0x0 = Disable 0x1 = Enable	0x00

### 1.10.7. CSC AHB clock control register

<b>CSC_AHB</b>	<b>CSC AHB clock control register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CSC_DMA_EN	Reserved		Reserved	Reserved			CSC_GPL_EN
7	6	5	4	3	2	1	0
Reserved			CSC_IOPE_EN	CSC_IOPD_EN	CSC_IOPC_EN	CSC_IOPB_EN	CSC_IOPA_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	CSC_DMA_EN	DMA clock source enable. 0 = Disable 1 = Enable	0x00
14..13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	CSC_GPL_EN	GPL clock source enable. 0 = Disable 1 = Enable	0x00
7..5	-	Reserved	Reserved for IOPF~IOPH	0x00
4	rw	CSC_IOPE_EN	IO Port E clock source enable. When disables, the data port register PE_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
3	rw	CSC_IOPD_EN	IO Port D clock source enable. When disables, the data port register PD_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
2	rw	CSC_IOPC_EN	IO Port C clock source enable. When disables, the data port register PC_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
1	rw	CSC_IOPB_EN	IO Port B clock source enable. When disables, the data port register PB_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00
0	rw	CSC_IOPA_EN	IO Port A clock source enable. When disables, the data port register PA_OUT is still able to read but is disabled to write. 0 = Disable 1 = Enable	0x00

### 1.10.8. CSC APB clock control register 0

<b>CSC_APB0</b>	<b>CSC APB clock control register 0</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		CSC_APX_EN	Reserved	Reserved			
23	22	21	20	19	18	17	16
CSC_URT7_EN	CSC_URT6_EN	CSC_URT5_EN	CSC_URT4_EN	Reserved	CSC_URT2_EN	CSC_URT1_EN	CSC_URT0_EN
15	14	13	12	11	10	9	8
Reserved	CSC_CAN0_EN	Reserved	CSC_SPI0_EN	Reserved		CSC_I2C1_EN	CSC_I2C0_EN
7	6	5	4	3	2	1	0
CSC_WWDT_EN	CSC_IWDT_EN	CSC_RTC_EN	Reserved	Reserved	CSC_CMP_EN	CSC_OPA_EN	CSC_ADC0_EN

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	CSC_APX_EN	APB module clock source enable.	0x00

			0 = Disable 1 = Enable	
28	-	Reserved	Reserved	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	CSC_URT7_EN	URT7 UART module clock source enable. 0 = Disable 1 = Enable	0x00
22	rw	CSC_URT6_EN	URT6 UART module clock source enable. 0 = Disable 1 = Enable	0x00
21	rw	CSC_URT5_EN	URT5 UART module clock source enable. 0 = Disable 1 = Enable	0x00
20	rw	CSC_URT4_EN	URT4 UART module clock source enable. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	rw	CSC_URT2_EN	URT2 UART module clock source enable. 0 = Disable 1 = Enable	0x00
17	rw	CSC_URT1_EN	URT1 UART module clock source enable. 0 = Disable 1 = Enable	0x00
16	rw	CSC_URT0_EN	URT0 UART module clock source enable. 0 = Disable 1 = Enable	0x00
15	-	Reserved	Reserved	0x00
14	rw	CSC_CAN0_EN	CAN0 module clock source enable. 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	CSC_SPI0_EN	SPI0 module clock source enable. 0 = Disable 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	CSC_I2C1_EN	I2C1 module clock source enable. 0 = Disable 1 = Enable	0x00
8	rw	CSC_I2C0_EN	I2C0 module clock source enable. 0 = Disable 1 = Enable	0x00
7	rw	CSC_WWDT_EN	WWDT module clock source enable. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
6	rw	CSC_IWDT_EN	IWDT module clock source enable. This bit is control by IWDT_LOCK/CSC_KEY for register lock and protect functions. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
5	rw	CSC_RTC_EN	RTC module clock source enable. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. (This register is reset only by Cold reset.) 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	rw	CSC_CMP_EN	CMP module clock source enable. 0 = Disable 1 = Enable	0x00



1	rw	<b>CSC_OPA_EN</b>	OPA module clock source enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>CSC_ADC0_EN</b>	ADC module clock source enable. 0 = Disable 1 = Enable	0x00

### 1.10.9. CSC APB clock control register 1

<b>CSC_APB1</b>	<b>CSC APB clock control register 1</b>		
<b>Offset Address :</b>	<b>0x24</b>	<b>Reset Value :</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			CSC_LCD_EN	Reserved			
15	14	13	12	11	10	9	8
CSC_TM36_EN	Reserved			CSC_TM26_EN	Reserved		CSC_TM20_EN
7	6	5	4	3	2	1	0
CSC_TM16_EN	Reserved		CSC_TM10_EN	Reserved		CSC_TM01_EN	CSC_TM00_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	CSC_LCD_EN	LCD module clock source enable. 0 = Disable 1 = Enable	0x00
19..16	-	Reserved	Reserved	0x00
15	rw	CSC_TM36_EN	TM36 module clock source enable. 0 = Disable 1 = Enable	0x00
14..12	-	Reserved	Reserved	0x00
11	rw	CSC_TM26_EN	TM26 module clock source enable. 0 = Disable 1 = Enable	0x00
10..9	-	Reserved	Reserved	0x00
8	rw	CSC_TM20_EN	TM20 module clock source enable. 0 = Disable 1 = Enable	0x00
7	rw	CSC_TM16_EN	TM16 module clock source enable. 0 = Disable 1 = Enable	0x00
6..5	-	Reserved	Reserved	0x00
4	rw	CSC_TM10_EN	TM10 module clock source enable. 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	CSC_TM01_EN	TM01 module clock source enable. 0 = Disable 1 = Enable	0x00
0	rw	CSC_TM00_EN	TM00 module clock source enable. 0 = Disable 1 = Enable	0x00

### 1.10.10. CSC SLEEP mode clock enable register 0

<b>CSC_SLP0</b>	<b>CSC SLEEP mode clock enable register 0</b>		
Offset Address :	<b>0x30</b>	Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved		CSC_SLP_APX	Reserved	Reserved			
23	22	21	20	19	18	17	16
CSC_SLP_URT7	CSC_SLP_URT6	CSC_SLP_URT5	CSC_SLP_URT4	Reserved	CSC_SLP_URT2	CSC_SLP_URT1	CSC_SLP_URT0
15	14	13	12	11	10	9	8
Reserved	CSC_SLP_CAN0	Reserved	CSC_SLP_SPI0	Reserved		CSC_SLP_I2C1	CSC_SLP_I2C0
7	6	5	4	3	2	1	0
CSC_SLP_WWDT	CSC_SLP_IWDT	CSC_SLP_RTC	Reserved	Reserved	CSC_SLP_CMP	Reserved	CSC_SLP_ADC0

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	CSC_SLP_APX	APB module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
28	-	Reserved	Reserved	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	CSC_SLP_URT7	URT7 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
22	rw	CSC_SLP_URT6	URT6 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
21	rw	CSC_SLP_URT5	URT5 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
20	rw	CSC_SLP_URT4	URT4 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	rw	CSC_SLP_URT2	URT2 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
17	rw	CSC_SLP_URT1	URT1 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
16	rw	CSC_SLP_URT0	URT0 UART module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
15	-	Reserved	Reserved	0x00
14	rw	CSC_SLP_CAN0	CAN0 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	CSC_SLP_SPI0	SPI0 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	CSC_SLP_I2C1	I2C1 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
8	rw	CSC_SLP_I2C0	I2C0 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
7	rw	CSC_SLP_WWDT	WWDT module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
6	rw	CSC_SLP_IWDT	IWDT module clock enable in SLEEP mode. This bit is control by IWDT_LOCK/CSC_KEY for register lock and protect functions. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable	0x00

			1 = Enable	
5	rw	<b>CSC_SLP_RTC</b>	IWDT module clock enable in SLEEP mode. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>CSC_SLP_CMP</b>	CMP module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CSC_SLP_ADC0</b>	ADC module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00

### 1.10.11. CSC SLEEP mode clock enable register 1

<b>CSC_SLP1</b>	<b>CSC SLEEP mode clock enable register 1</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>Reserved</b>	<b>CSC_SLP_DMA</b>	<b>Reserved</b>			<b>CSC_SLP_FLASH</b>	<b>CSC_SLP_SRAM</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>			<b>CSC_SLP_LCD</b>	<b>Reserved</b>			
15	14	13	12	11	10	9	8
<b>CSC_SLP_TM36</b>	<b>Reserved</b>			<b>CSC_SLP_TM26</b>	<b>Reserved</b>		<b>CSC_SLP_TM20</b>
7	6	5	4	3	2	1	0
<b>CSC_SLP_TM16</b>	<b>Reserved</b>		<b>CSC_SLP_TM10</b>	<b>Reserved</b>		<b>CSC_SLP_TM01</b>	<b>CSC_SLP_TM00</b>

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30	-	<b>Reserved</b>	Reserved	0x00
29	rw	<b>CSC_SLP_DMA</b>	DMA module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
28..26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>CSC_SLP_FLASH</b>	Embedded Flash memory clock enable in SLEEP mode. The bit is no effect and the embedded Flash memory clock is always disabled if CSC_SLP_DMA is disabled. 0 = Disable 1 = Enable	0x00
24	rw	<b>CSC_SLP_SRAM</b>	Embedded SRAM memory clock enable in SLEEP mode. The bit is no effect and the embedded SRAM memory clock is always disabled if CSC_SLP_DMA is disabled. 0 = Disable 1 = Enable	0x00
23..21	-	<b>Reserved</b>	Reserved	0x00
20	rw	<b>CSC_SLP_LCD</b>	LCD module clock source enable. 0 = Disable 1 = Enable	0x00
19..16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>CSC_SLP_TM36</b>	TM36 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
14..12	-	<b>Reserved</b>	Reserved	0x00
11	rw	<b>CSC_SLP_TM26</b>	TM26 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
10..9	-	<b>Reserved</b>	Reserved	0x00

8	rw	<b>CSC_SLP_TM20</b>	TM20 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
7	rw	<b>CSC_SLP_TM16</b>	TM11 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
6..5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>CSC_SLP_TM10</b>	TM10 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>CSC_SLP_TM01</b>	TM01 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00
0	rw	<b>CSC_SLP_TM00</b>	TM00 module clock enable in SLEEP mode. 0 = Disable 1 = Enable	0x00

### 1.10.12. CSC STOP mode clock enable register 0

<b>CSC_STP0</b>	<b>CSC STOP mode clock enable register 0</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	-	<b>Reserved</b>	Reserved	0x00
14	-	<b>Reserved</b>	Reserved	0x00
13..8	-	<b>Reserved</b>	Reserved	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>CSC_STP_IWDT</b>	IWDT module clock enable in STOP mode. This bit is control by IWDT_LOCK/ICSC_KEY for register lock and protect functions. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x00
5	rw	<b>CSC_STP_RTC</b>	IWDT module clock enable in STOP mode. This bit is control by RTC_LOCK/CSC_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	rw	<b>CSC_STP_LCD</b>	LCD module clock enable in STOP mode. 0 = Disable 1 = Enable	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00
31..0	-	<b>Reserved</b>	Reserved	0x00000000
31	-	<b>Reserved</b>	Reserved	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00

1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.10.13. CSC clock source select register 0

<b>CSC_CKS0</b>	<b>CSC clock source select register 0</b>
Offset Address :	<b>0x40</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	CSC_LCD_CKS	Reserved			CSC_APX_CKS	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved		Reserved	CSC_CMP_CKS	CSC_OPA_CKS	Reserved		CSC_ADC0_CKS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	rw	CSC_LCD_CKS	LCD module clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
13..11	-	Reserved	Reserved	0x00
10	rw	CSC_APX_CKS	APB module process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	CSC_CMP_CKS	CMP process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
3	rw	CSC_OPA_CKS	OPA process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	CSC_ADC0_CKS	ADC0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

### 1.10.14. CSC clock source select register 1

<b>CSC_CKS1</b>	<b>CSC clock source select register 1</b>
Offset Address :	<b>0x44</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	CSC_URT7_CKS	Reserved	CSC_URT6_CKS	Reserved	CSC_URT5_CKS	Reserved	CSC_URT4_CKS
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	CSC_URT2_CKS	Reserved	CSC_URT1_CKS	Reserved	CSC_URT0_CKS
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	CSC_CAN0_CKS	Reserved			CSC_SPI0_CKS
7	6	5	4	3	2	1	0
Reserved					CSC_I2C1_CKS	Reserved	CSC_I2C0_CKS

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	CSC_URT7_CKS	URT7 process clock source select.	0x00

			0x0 = CK_APB 0x1 = CK_AHB	
29	-	Reserved	Reserved	0x00
28	rw	CSC_URT6_CKS	URT6 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
27	-	Reserved	Reserved	0x00
26	rw	CSC_URT5_CKS	URT5 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
25	-	Reserved	Reserved	0x00
24	rw	CSC_URT4_CKS	URT4 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
23	-	Reserved	Reserved	0x00
22	-	Reserved	Reserved	0x00
21	-	Reserved	Reserved	0x00
20	rw	CSC_URT2_CKS	URT2 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
19	-	Reserved	Reserved	0x00
18	rw	CSC_URT1_CKS	URT1 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
17	-	Reserved	Reserved	0x00
16	rw	CSC_URT0_CKS	URT0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	rw	CSC_CAN0_CKS	CAN0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	CSC_SPI0_CKS	SPI0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
7..3	-	Reserved	Reserved	0x00
2	rw	CSC_I2C1_CKS	I2C1 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_I2C0_CKS	I2C0 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

### 1.10.15. CSC clock source select register 2

CSC_CKS2	CSC clock source select register 2
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	CSC_TM36_CKS	Reserved					
23	22	21	20	19	18	17	16
Reserved	CSC_TM26_CKS	Reserved					CSC_TM20_CKS
15	14	13	12	11	10	9	8
Reserved	CSC_TM16_CKS	Reserved					CSC_TM10_CKS
7	6	5	4	3	2	1	0
Reserved					CSC_TM01_CKS	Reserved	CSC_TM00_CKS

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	CSC_TM36_CKS	TM36 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
29..24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	rw	CSC_TM26_CKS	TM26 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
21..17	-	Reserved	Reserved	0x00
16	rw	CSC_TM20_CKS	TM20 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
15	-	Reserved	Reserved	0x00
14	rw	CSC_TM16_CKS	TM11 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
13..9	-	Reserved	Reserved	0x00
8	rw	CSC_TM10_CKS	TM10 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
7..3	-	Reserved	Reserved	0x00
2	rw	CSC_TM01_CKS	TM01 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00
1	-	Reserved	Reserved	0x00
0	rw	CSC_TM00_CKS	TM00 process clock source select. 0x0 = CK_APB 0x1 = CK_AHB	0x00

## 1.10.16. CSC Register Map

CSC Register Map

Register Number = 16

0	Reserved	0	CSC_IEA	0	CSC_PLL_MDS	1	CSC_KEY[15:0]	1	Reserved	0	CSC_PLL_DIV [1:0]	0	CSC_CKO_EN	0	CSC_IOPA_EN	0								
1	CSC_XOSCF	0	CSC_XOSC_IE	0	CSC_PLL_SEL	0		Reserved		0	Reserved	0	CSC_CKO_DIV [1:0]	0	Reserved	0	CSC_IOPB_EN	0						
2	Reserved	0	Reserved	0	Reserved	0		CSC_IHRCO_EN		0	Reserved	0	CSC_CKO_SEL [2:0]	0	Reserved	0	CSC_IOPC_EN	0						
3	Reserved	0	Reserved	0	Reserved	0		CSC_MCD_DIS		0	Reserved	0	CSC_PLO_DIV [1:0]	0	Reserved	0	CSC_IOPD_EN	0						
4	CSC_ILRCOF	0	CSC_ILRCO_IE	0	Reserved	0		CSC_LS_SEL[1:0]		1	CSC_AHB_DIV [3:0]	0	Reserved	0	Reserved	0	CSC_IOPPE_EN	0						
5	CSC_IHRCOF	0	CSC_IHRCO_IE	0	Reserved	0		CSC_HS_SEL[1:0]		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0						
6	CSC_PLLF	0	CSC_PLL_IE	0	Reserved	0		CSC_ST_SEL		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0						
7	CSC_MCDF	0	CSC_MCD_IE	0	CSC_PLL_MUL	0		CSC_HS2_SEL [1:0]		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0						
8	CSC_HS2_STA [3:0]	0	Reserved	0	CSC_PLL_MUX [3:0]	0		CSC_LS_SEL[1:0]		1	CSC_APB_DIV [2:0]	0	Reserved	0	Reserved	0	CSC_GPL_EN	0						
9		0		CSC_HS_SEL[1:0]		0		Reserved		0		Reserved		0										
10		0		CSC_MAIN_SEL [1:0]		0		Reserved		0		Reserved		0										
11	CSC_PLL_STA [1:0]	0	Reserved	0	Reserved	1		CSC_ST_SEL		0	Reserved	0	Reserved	0	Reserved	0	Reserved	0						
12		0		CSC_IHRCO_SEL		0		Reserved		0		Reserved		0										
13	0	0	0	0	0	0		0		0	0	0	0	0	0	0	Reserved	0						
14	Reserved	0	Reserved	0	Reserved	0		Reserved		0	Reserved	0	Reserved	0	Reserved	0	CSC_DMA_EN	0						
15		0		Reserved		0		Reserved		0		Reserved		0										
16	CSC_LS_STA[3:0]	0	Reserved	0	CSC_XOSC_GN [1:0]	0	CSC_ST_SEL	0	CSC_APB_DIV [2:0]	0	Reserved	0	Reserved	0	Reserved	0								
17		1		Reserved	0	Reserved	0	Reserved		0														
18		0		Reserved	0	Reserved	0	Reserved		0														
19		0		Reserved	0	Reserved	0	Reserved		0														
20	0	0	0	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
21	CSC_HS_STA[3:0]	0	Reserved	0	Reserved	1	CSC_MCD_SEL [1:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
22		0		Reserved		0	Reserved	0		Reserved		0												
23	0	0	0	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
24	CSC_MAIN_STA [2:0]	0	Reserved	0	CSC_PLL_MULS [3:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
25		0		Reserved		0	Reserved	0		Reserved		0												
26		0		Reserved		0	Reserved	0		Reserved		0												
27	Reserved	0	Reserved	0	Reserved	0	Reserved	0	CSC_UT_DIV[1:0]	0	Reserved	0	Reserved	0	Reserved	0								
28	CSC_XOSC_STA	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
29	CSC_ILRCO_STA	0	Reserved	0		Reserved		0		Reserved		0												
30	CSC_IHRCO_STA	0	Reserved	0		Reserved		0		Reserved		0												
31	CSC_PLL_STA	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0								
Offset	Register	Reset	0x00020000	0x04	CSC_INT	0x00000000	0x08	CSC_PLL	0x00601801	0x0C	CSC_KEY	0x00000001	0x10	CSC_CR0	0x00000200	0x14	CSC_DIV	0x00000000	0x18	CSC_CKO	0x00000000	0x1C	CSC_AHB	0x00000000



CSC_ADC0_EN	0	CSC_TM00_EN	0	CSC_SLP_ADC0	0	CSC_SLP_TM00	0	Reserved	CSC_ADC0_CKS	0	CSC_I2C0_CKS	0	CSC_TM00_CKS	0	
CSC_OPA_EN	0	CSC_TM01_EN	0	Reserved	0	CSC_SLP_TM01	0		Reserved	0	Reserved	0	Reserved	0	
CSC_CMP_EN	0	Reserved	0	CSC_SLP_CMP	0	Reserved	0		CSC_OPA_CKS	0	CSC_I2C1_CKS	0	CSC_TM01_CKS	0	
Reserved	0	Reserved	0	Reserved	0	Reserved	0		CSC_CMP_CKS	0	Reserved	0	Reserved	0	
Reserved	0	CSC_TM10_EN	0	Reserved	0	Reserved	0	CSC_STP_LCD	0	Reserved	0	Reserved	0	Reserved	0
CSC_RTC_EN	0	Reserved	0	CSC_SLP_RTC	0	Reserved	0	CSC_STP_RTC	0	Reserved	0	Reserved	0	Reserved	0
CSC_IWDT_EN	0		CSC_SLP_IWDT	0	CSC_STP_IWDT		0	Reserved	0	Reserved	0				
CSC_WWDT_EN	0	CSC_TM16_EN	0	CSC_SLP_WWDT	0	CSC_SLP_TM16	0	Reserved	0	Reserved	0	CSC_TM10_CKS	0	Reserved	0
CSC_I2C0_EN	0	CSC_TM20_EN	0	CSC_SLP_I2C0	0	CSC_SLP_TM20	0	Reserved	0	Reserved	0		0	Reserved	0
CSC_I2C1_EN	0	Reserved	0	CSC_SLP_I2C1	0	Reserved	0	Reserved	0	Reserved	0	CSC_SPI0_CKS	0	CSC_TM16_CKS	0
Reserved	0		CSC_TM26_EN	0	Reserved		0		CSC_APX_CKS	0	Reserved		0		
CSC_SPI0_EN	0	Reserved	0	CSC_SLP_SPI0	0	Reserved	0	Reserved	0	Reserved	0	CSC_CAN0_CKS	0	Reserved	0
Reserved	0		CSC_CAN0_EN	0	Reserved		0		CSC_LCD_CKS	0	Reserved		0		
CSC_URTO_EN	0	CSC_TM36_EN	0	Reserved	0	CSC_SLP_TM36	0	Reserved	0	Reserved	0	CSC_URTO_CKS	0	CSC_TM20_CKS	0
	CSC_URT1_EN		0		CSC_SLP_URT0		0		Reserved		0		Reserved		0
CSC_URT1_EN	0	Reserved	0	CSC_SLP_URT1	0	Reserved	0	Reserved	0	Reserved	0	CSC_URT1_CKS	0	Reserved	0
CSC_URT2_EN	0		CSC_SLP_URT2	0	Reserved		0		Reserved		0				
Reserved	0	CSC_LCD_EN	0	Reserved	0	CSC_SLP_LCD	0	Reserved	0	Reserved	0	CSC_URT2_CKS	0	Reserved	0
CSC_URT4_EN	0		CSC_SLP_URT4	0	CSC_SLP_URT5		0		Reserved		0				
CSC_URT5_EN	0	Reserved	0	CSC_SLP_URT5	0	Reserved	0	Reserved	0	Reserved	0	CSC_TM26_CKS	0	Reserved	0
CSC_URT6_EN	0		CSC_SLP_URT6	0	CSC_SLP_URT7		0		Reserved		0				
CSC_URT7_EN	0	Reserved	0	CSC_SLP_URT7	0	CSC_SLP_SRAM	0	CSC_SLP_FLASH	0	Reserved	0	CSC_URT4_CKS	0	Reserved	0
Reserved	0		Reserved	0	Reserved		0		Reserved		0		Reserved		0
	0		Reserved	0	Reserved		0		Reserved		0		Reserved		0
	0		Reserved	0	Reserved		0		Reserved		0		Reserved		0
	0		Reserved	0	Reserved		0		Reserved		0		Reserved		0
	0		Reserved	0	Reserved		0		Reserved		0		Reserved		0
Reserved	0	CSC_SLP_DMA	0	Reserved	0	CSC_URT6_CKS	0	Reserved	0	CSC_URT7_CKS	0	CSC_TM36_CKS	0	Reserved	0
CSC_APX_EN	0		CSC_SLP_APX	0	Reserved		0		Reserved		0				
Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	CSC_URT7_CKS	0	Reserved	0
0	0		0	0	0		0		0		0				
CSC_APB0	0x00000000	CSC_APB1	0x00000000	CSC_SLP0	0x00000000	CSC_SLP1	0x00000000	CSC_STP0	0x00000000	CSC_CKS0	0x00000000	CSC_CKS1	0x00000000	CSC_CKS2	0x00000000
0x20	Reset	0x24	Reset	0x30	Reset	0x34	Reset	0x38	Reset	0x40	Reset	0x44	Reset	0x48	Reset

## 1.11. Power Control Registers

<b>Power Control</b>	<b>(PW) Power Management Controller</b>
Base Address :	<b>0x4C020000</b>

## 1.11.1. PW status register

PW_STA	PW status register		
Offset Address :	0x00	Reset Value :	0x00000002

31	30	29	28	27	26	25	24
Reserved					PW_BOD2_S	PW_BOD1_S	Reserved
23	22	21	20	19	18	17	16
Reserved		PW_WKMODE[1:0]		Reserved		PW_STATE[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PW_WKF	PW_BOD2F	PW_BOD1F	PW_BOD0F	Reserved	Reserved	PW_PORF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	r	PW_BOD2_S	Brown-Out detect BOD2 status. 0 = High : VDD is high than BOD2 threshold 1 = Low : VDD is lower than BOD2 threshold	0x00
25	r	PW_BOD1_S	Brown-Out detect BOD1 status. 0 = High : VDD is high than BOD1 threshold 1 = Low : VDD is lower than BOD1 threshold	0x00
24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	r	PW_WKMODE	System wakeup from which power-down mode status. 0x0 = NONE : Never wakeup from power-down mode. 0x1 = SLEEP 0x2 = STOP 0x3 = Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	r	PW_STATE	System operation power mode state. These status bits are used for internal debugging only. 0x0 = ON 0x1 = SLEEP 0x2 = STOP 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	PW_WKF	System received wakeup event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	PW_BOD2F	BOD2 brown-out detection interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	PW_BOD1F	BOD1 brown-out detection interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	PW_BOD0F	BOD0 brown-out detection interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal : No event occurred and VDD is than high BOD0 threshold 1 = Happened : Event happened and VDD is lower than BOD0 threshold	0x00
3	-	Reserved	Reserved	0x00

2	-	Reserved	Reserved	0x00
1	rw	PW_PORF	Power-On reset status flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
0	-	Reserved	Reserved	0x00

### 1.11.2. PW interrupt enable register

<b>PW_INT</b>	<b>PW interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
PW_WK_IE	PW_BOD2_IE	PW_BOD1_IE	PW_BOD0_IE	Reserved			PW_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	PW_WK_IE	System received wakeup event interrupt enable bit. 0 = Disable 1 = Enable	0x00
6	rw	PW_BOD2_IE	BOD2 brown-out detection interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	PW_BOD1_IE	BOD1 brown-out detection interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	PW_BOD0_IE	BOD0 brown-out detection interrupt enable. 0 = Disable 1 = Enable	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	PW_IEA	PW interrupt all enable. When disables, the PW global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.11.3. PW write protected Key register

<b>PW_KEY</b>	<b>PW write protected Key register</b>
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
PW_KEY[15:8]							
7	6	5	4	3	2	1	0
PW_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..0	rw	<b>PW_KEY</b>	PW key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except PW_STA, PW_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001
-------	----	---------------	---	--------

#### 1.11.4. PW control register 0

<b>PW_CR0</b>	<b>PW control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000080</b>

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	PW_LCTL_STP	PW_LCTL_SLP	PW_LCTL_ON	
23	22	21	20	19	18	17	16
Reserved	PW_WKSTP_DSEL[1:0]	PW_LDO_SLP	PW_WKSLEP_MDS	Reserved			
15	14	13	12	11	10	9	8
PW_BOD2_TRGS[1:0]	PW_BOD2_EN	Reserved	PW_BOD1_TH[1:0]	PW_BOD1_TRGS[1:0]			
7	6	5	4	3	2	1	0
PW_LDO_STP	PW_LDO_ON	PW_BOD1_EN	PW_BOD0_EN	Reserved	Reserved	PW_IVR_EN	Reserved

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26	rw	<b>PW_LCTL_STP</b>	LDO control for low power mode after enter STOP mode. 0 = Low 1 = Lowest	0x00
25	rw	<b>PW_LCTL_SLP</b>	LDO control for low power mode after enter SLEEP mode. 0 = Low 1 = Lowest	0x00
24	rw	<b>PW_LCTL_ON</b>	LDO control for low power mode after enter ON mode. 0 = Low 1 = Lowest	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	<b>PW_WKSTP_DSEL</b>	Wakeup delay time selection from STOP mode. The wakeup time is including of this wakeup delay time and ILRCO start up time if ILRCO is off in STOP mode. It is calculation from wakeup event trigger to CPU wakeup running. Also both the ILRCO and chip LDO output are stable. (The register is loaded from OR only after Cold reset.) 0x0 = DT0 (16~32us) 0x1 = DT1 (32~48us) 0x2 = DT2 (64~80us) 0x3 = DT3 (128~144us)	0x00
19	rw	<b>PW_LDO_SLP</b>	Core voltage LDO mode select when SLEEP mode. When selects 'Normal' and chip is entering SLEEP, LDO mode is set by PW_LDO_ON bit. When selects 'Low Power' and chip is entering SLEEP, LDO mode is forced to low power mode. 0=Normal 1=Low Power : Force to low power mode	0x00
18	rw	<b>PW_WKSLEP_MDS</b>	Wakeup mode selection from SLEEP mode . When selects 'Normal', the MCU wakeup from SLEEP mode is about 5 AHB clock and MCU current consumption is normal in SLEEP mode. When selects 'Low Power', the MCU wakeup from SLEEP mode is slower but MCU current consumption is lower in SLEEP mode. 0 = Normal 1 = Low Power	0x00
17..16	-	Reserved	Reserved	0x00

15..14	rw	<b>PW_BOD2_TRGS</b>	BOD2 Interrupt trigger selection. 0x0 = Reserved 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
13	rw	<b>PW_BOD2_EN</b>	BOD2 voltage detect enable. 0 = Disable 1 = Enable	0x00
12	-	<b>Reserved</b>	Reserved	0x00
11..10	rw	<b>PW_BOD1_TH</b>	BOD1 detect voltage threshold select. (The register is loaded from OR only after Cold reset.) 0x0 = LV0 : 2.0v 0x1 = LV1 : 2.4v 0x2 = LV2 : 3.6v 0x3 = LV3 : 4.2v	0x00
9..8	rw	<b>PW_BOD1_TRGS</b>	BOD1 Interrupt trigger selection. 0x0 = Reserved 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
7	rw	<b>PW_LDO_STP</b>	Core voltage LDO mode select when STOP mode. (default=1) 0 = Normal 1 = Low Power	0x01
6	rw	<b>PW_LDO_ON</b>	Core voltage LDO mode select when ON or SLEEP mode. 0 = Normal 1 = Low Power	0x00
5	rw	<b>PW_BOD1_EN</b>	BOD1 voltage detect enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>PW_BOD0_EN</b>	BOD0 voltage detect enable. 0 = Disable 1 = Enable	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>PW_IVR_EN</b>	Internal voltage reference source enable. The internal voltage reference(VBUF) source is using for ADC and Analog comparator analog part. 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.11.5. PW control register 1

<b>PW_CR1</b>	<b>PW control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	<b>PW_STP_CMP1</b>	<b>PW_STP_CMP0</b>	Reserved	Reserved	<b>PW_SLP_CMP1</b>	<b>PW_SLP_CMP0</b>
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	<b>PW_STP_OP0</b>	Reserved	Reserved	Reserved	<b>PW_SLP_OP0</b>
7	6	5	4	3	2	1	0
Reserved	<b>PW_STP_BOD2</b>	<b>PW_STP_BOD1</b>	<b>PW_STP_BOD0</b>	Reserved	Reserved	<b>PW_STP_POR</b>	Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30..29	-	<b>Reserved</b>	Reserved	0x00
28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00

26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	-	Reserved	Reserved	0x00
21	rw	PW_STP_CMP1	Analog comparator CMP1 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
20	rw	PW_STP_CMP0	Analog comparator CMP0 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	rw	PW_SLP_CMP1	Analog comparator CMP1 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
16	rw	PW_SLP_CMP0	Analog comparator CMP0 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	PW_STP_OP0	OPA OP0 power-on configuration after enter STOP mode. 0 = Disable 1 = power-on	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	PW_SLP_OP0	OPA OP0 power-on configuration after enter SLEEP mode. 0 = Disable 1 = power-on	0x00
7	-	Reserved	Reserved	0x00
6	rw	PW_STP_BOD2	BOD2 power-on configuration after enter STOP mode. 0 = Disable 1 = Enable	0x00
5	rw	PW_STP_BOD1	BOD1 power-on configuration after enter STOP mode. 0 = Disable 1 = Enable	0x00
4	rw	PW_STP_BOD0	BOD0 power-on configuration after enter STOP mode 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	PW_STP_POR	POR power-on configuration after enter STOP mode. 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.11.6. PW STOP mode wakeup control register 0

<b>PW_WKSTP0</b>	<b>PW STOP mode wakeup control register 0</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved				Reserved	Reserved	PW_WKSTP_CMP1	PW_WKSTP_CMP0
15	14	13	12	11	10	9	8
Reserved			Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	PW_WKSTP_BOD2	PW_WKSTP_BOD1	PW_WKSTP_BOD0	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	rw	PW_WKSTP_CMP1	Analog comparator CMP1 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
16	rw	PW_WKSTP_CMP0	Analog comparator CMP0 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
15..13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	PW_WKSTP_BOD2	BOD1 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
5	rw	PW_WKSTP_BOD1	BOD1 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
4	rw	PW_WKSTP_BOD0	BOD0 voltage detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
3..0	-	Reserved	Reserved	0x00

### 1.11.7. PW STOP mode wakeup control register 1

PW_WKSTP1	PW STOP mode wakeup control register 1
Offset Address : 0x1C	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved						
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						PW_WKSTP_I2C1	PW_WKSTP_I2C0
7	6	5	4	3	2	1	0
Reserved	PW_WKSTP_IWDT	PW_WKSTP_RTC	Reserved	Reserved		Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	PW_WKSTP_I2C1	I2C1 slave address detection event wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
8	rw	PW_WKSTP_I2C0	I2C0 slave address detection wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00

6	rw	<b>PW_WKSTP_IWDT</b>	IWDT module events wakeup from STOP mode enable bit. This bit is control by IWDT_LOCK/PW_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
5	rw	<b>PW_WKSTP_RTC</b>	RTC module events wakeup from STOP mode enable bit. This bit is control by RTC_LOCK/PW_KEY for register lock and protect functions. 0 = Disable 1 = Enable	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00



## 1.11.8. PW Register Map

PW Register Map

Register Number = 7

0	Reserved	0	PW_IEA															0	Reserved	0	Reserved															1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved</
---	----------	---	--------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	----------	---	----------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	----------	---	------------

## 1.12. System Control Registers

<b>System Control</b>	<b>(SYS) System and Chip Control</b>
Base Address :	<b>0x4C030000</b>

### 1.12.1. SYS interrupt enable register

SYS_INT	SYS interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							<b>SYS_IEA</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	<b>SYS_IEA</b>	System interrupt all enable. When disables, the INT_SYS global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.12.2. SYS chip manufacture identification code

SYS_MID	SYS chip manufacture identification code		
Offset Address :	0x0C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>SYS_MID[31:24]</b>							
23	22	21	20	19	18	17	16
<b>SYS_MID[23:16]</b>							
15	14	13	12	11	10	9	8
<b>SYS_MID[15:8]</b>							
7	6	5	4	3	2	1	0
<b>SYS_MID[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	r	<b>SYS_MID</b>	Chip manufacture identification code.	0x00000000

### 1.12.3. SYS System control register 0

SYS_CR0		SYS System control register 0	
Offset Address :	0x10	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
<b>SYS_GPR[7:0]</b>							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	SYS_GPR	General purpose data register bits.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	-	Reserved	Reserved	0x00

#### 1.12.4. SYS Backup register 0

SYS_BKP0	SYS Backup register 0
Offset Address :	0x20
Reset Value :	0xFFFFFFFF

31	30	29	28	27	26	25	24
SYS_BKP0[31:24]							
23	22	21	20	19	18	17	16
SYS_BKP0[23:16]							
15	14	13	12	11	10	9	8
SYS_BKP0[15:8]							
7	6	5	4	3	2	1	0
SYS_BKP0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	SYS_BKP0	This register is used for application firmware without any hardware control. It can be written or read but not reset by POR or other cold/warm reset.	0xFFFFFFFF

## 1.12.5. SYS Register Map

SYS Register Map

Register Number = 4

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x04	SYS_INT	Reserved																Reserved								Reserved								SYS_IEA	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x0C	SYS_MID	SYS_MID[31:0]																																	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x10	SYS_CR0	Reserved								SYS_GPR[7:0]								Reserved								Reserved									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x20	SYS_BKP0	SYS_BKP0[31:0]																																	
Reset	0xFFFFFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

## 1.13. Memory Control Registers

<b>Memory Control</b>	<b>(MEM) Internal Memory Controller</b>
Base Address :	<b>0x4D000000</b>

## 1.13.1. MEM status register

MEM_STA	MEM status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					Reserved	Reserved	MEM_IAPSEF
15	14	13	12	11	10	9	8
Reserved						Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	MEM_RPEF	MEM_WPEF	MEM_IAEF	Reserved	Reserved	MEM_EOPF	MEM_FBUSYF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	r	MEM_IAPSEF	IAP Flash memory size setting error flag. 0 = Normal (Not busy) 1 = ERR (Size over maximum value error)	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	MEM_RPEF	Flash memory read protect error detection flag. When read the flash memory, this flag will be asserted if the operated command setting or address area is error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
5	rw	MEM_WPEF	Flash memory write protect error detection flag. When write or erase the flash memory, this flag will be asserted if the operated command setting, address area is error or IHRCO device is disabled. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
4	rw	MEM_IAEF	Memory code execution illegal address error detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_EOPF	Flash memory end of processing flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
0	r	MEM_FBUSYF	Flash memory access busy flag. 0 = Normal (Not busy) 1 = Busy	0x00

## 1.13.2. MEM interrupt enable register

<b>MEM_INT</b>	<b>MEM interrupt enable register</b>
----------------	--------------------------------------

Offset Address : 0x04

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved						Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	MEM_RPE_RE	MEM_WPE_RE	MEM_IAE_RE	Reserved	Reserved		
15	14	13	12	11	10	9	8
Reserved						Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	MEM_RPE_IE	MEM_WPE_IE	MEM_IAE_IE	Reserved	Reserved	MEM_EOP_IE	MEM_IEA

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	-	Reserved	Reserved	0x00
22	rw	MEM_RPE_RE	Flash memory read protect error detection reset enable. 0 = Disable 1 = Enable	0x00
21	rw	MEM_WPE_RE	Flash memory write protect error detection reset enable. 0 = Disable 1 = Enable	0x00
20	rw	MEM_IAE_RE	Memory code execution illegal address detection reset enable. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18..16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	MEM_RPE_IE	Flash memory read protect error detection interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	MEM_WPE_IE	Flash memory write protect error detection interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	MEM_IAE_IE	Memory code execution illegal address error detection interrupt enable. 0 = Disable 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_EOP_IE	Flash memory end of processing interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	MEM_IEA	Memory controller interrupt all enable. When disables, the INT_MEM global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.13.3. MEM write protected key register

MEM\_KEY

MEM write protected key register

Offset Address : 0x0C

Reset Value : 0x00010001

31	30	29	28	27	26	25	24
MEM_KEY2[15:8]							

23	22	21	20	19	18	17	16
MEM_KEY2[7:0]							
15	14	13	12	11	10	9	8
MEM_KEY[15:8]							
7	6	5	4	3	2	1	0
MEM_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	MEM_KEY2	Reset key register-2. Write value 0xA217 to unprotect the register bits of MEM_ISP_WEN and MEM_ISP_REN write access. Write other value except 0xA217 to protect the register bits. For read access : 0 = Unprotected 1 = Protected	0x0001
15..0	rw	MEM_KEY	Reset key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except MEM_STA, MEM_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

#### 1.13.4. MEM control register 0

<b>MEM_CRO</b>	<b>MEM control register 0</b>
Offset Address :	0x10
Reset Value :	0x00200002

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		MEM_IAP_AEN	Reserved	Reserved		MEM_BOOT_MS[1:0]	
15	14	13	12	11	10	9	8
Reserved		MEM_FWAIT[1:0]		MEM_PFB_EN	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
MEM_MDS[3:0]				Reserved	Reserved	MEM_HF_EN	MEM_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	MEM_IAP_AEN	IAP memory size MEM_IAP_SIZE register access enable. This bit is only able to write value 0. That is on effect to write value 1. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable : Register access lock 1 = Enable	0x01
20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	MEM_BOOT_MS	System reset memory select and memory is mapped at 0x0000 0000. (The register is loaded from CFG OR only after Cold reset.) 0x0 = Application Flash 0x1 = Boot Flash 0x2 = Embedded SRAM 0x3 = Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	MEM_FWAIT	Flash memory read access wait state selection. These bits select the latency timer of the CK_AHB period to the flash access time. 0x0 = Zero : Zero wait state if 25 MHz > CK_AHB 0x1 = One : One wait state if 50MHz >CK_AHB> 25 MHz 0x3 = Two : Two wait states if 75MHz >CK_AHB> 50 MHz	0x00
11	rw	MEM_PFB_EN	Memory read prefetch buffer enable. This bit is only valid if	0x00

			MEM_FWAIT is set one wait state or two wait states. 0 = Disable 1 = Enable	
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..4	rw	MEM_MDS	AP/IAP flash memory access mode select. 0x0 = No (No Operation) 0x1 = Write (Write AP/IAP/ISPD Flash) 0x2 = Erase (Erase a page of AP/IAP/ISPD Flash) 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	MEM_HF_EN	Flash memory data access error HardFault enable. When memory data read error has happened and MEM_RPE_IE / MEM_RPE_RE are disabled, it will induce HardFault if this bit is enabled. When memory data write error has happened and MEM_WPE_IE / MEM_WPE_RE are disabled, it will induce HardFault if this bit is enabled. 0 = Disable 1 = Enable	0x01
0	rw	MEM_EN	Memory controller enable. 0 = Disable 1 = Enable	0x00

### 1.13.5. MEM control register 1

<b>MEM_CR1</b>	<b>MEM control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000010

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				Reserved	Reserved	MEM_ISP_REN	MEM_ISP_WEN
7	6	5	4	3	2	1	0
Reserved			MEM_IAP_EXEC	MEM_ISPD_REN	MEM_ISPD_WEN	MEM_IAP_WEN	MEM_AP_WEN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	rw	MEM_ISP_REN	Flash ISP Boot memory read enable for AP program. (This register is protected by MEM_KEY2 register.) The ISP flash memory is always reading enabled when CPU is running in ISP program (ISP address space domain). This register is only able to set when boots from ISP mode. It can disable for AP and SRAM boot modes but cannot enable again. (The register is reset to default value only after Cold reset.) 0 = Disable 1 = Enable	0x00
8	rw	MEM_ISP_WEN	Flash ISP Boot memory write enable. (This register is protected by MEM_KEY2 register.) This register is only able to set when boots from ISP mode. It can disable for AP and SRAM boot modes but cannot enable again. (The register is reset to default value only after Cold reset.) 0 = Disable 1 = Enable	0x00



7.5	-	Reserved	Reserved	0x00
4	rw	MEM_IAP_EXEC	Flash IAP data memory code execution function enable. 0 = Disable 1 = Enable	0x01
3	rw	MEM_ISPD_REN	Flash ISP data memory read enable for ISP program. This register is able to set and clear when boots from ISP mode. It can disable for AP and SRAM boot modes but cannot enable again. (The register is reset to default value only after Cold reset.) 0 = Disable 1 = Enable	0x00
2	rw	MEM_ISPD_WEN	Flash ISP data memory write enable for ISP program. This register is only able to change when boots from ISP mode. The ISPD flash memory always cannot be written in other boot modes. 0 = Disable 1 = Enable	0x00
1	rw	MEM_IAP_WEN	Flash IAP memory write enable. 0 = Disable 1 = Enable	0x00
0	rw	MEM_AP_WEN	Flash AP memory write enable. 0 = Disable 1 = Enable	0x00

### 1.13.6. MEM Flash memory protected key register

<b>MEM_SKEY</b>	<b>MEM Flash memory protected key register</b>
Offset Address :	Reset Value :

0x1C

0x00000007

31	30	29	28	27	26	25	24
MEM_SKEY2[15:8]							
23	22	21	20	19	18	17	16
MEM_SKEY2[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
MEM_SKEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	MEM_SKEY2	Reserved for internal using	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	MEM_SKEY	MEM sequential key register for AP/IAP/ISPD flash. It uses for AP/IAP/ISPD flash memory program or erase operation. Write sequential value 0x46,0xB9 for single write or 0x46,0xBE for multiple write. Write any value, it will end the operation and enter protected condition for multiple write. For read access, the following independent bit define the related flash access sequential key locked status. The bit value definition is 0->Unlocked , 1->Locke. Bit-0 : AP/IAP/ISPD flash Bit-1 : ISP flash Bit-2 : OB flash	0x07

### 1.13.7. MEM Flash memory IAP size register

<b>MEM_IAPSZ</b>	<b>MEM Flash memory IAP size register</b>
Offset Address :	Reset Value :

0x28

0x00000000

31	30	29	28	27	26	25	24
Reserved							

23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
MEM_IAP_SIZE[15:8]							
7	6	5	4	3	2	1	0
MEM_IAP_SIZE[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	MEM_IAP_SIZE	IAP memory size select. Value 0 indicates the IAP memory size 0K-byte. The valid register bits are only bit 15-to-7 and bit 6-to-0 must be 0. Value 0x0080 indicates the IAP memory size 512-byte. This register write access is no effect when MEM_IAP_AEN=0. (The default value is loaded from CFG OR after Warm reset.)	0x0000

## 1.13.8. MEM Register Map

MEM Register Map

Register Number = 7

0	MEM_FBUSYF	0	MEM_IEA	0	MEM_KEY[15:0]																1	MEM_EN	0	MEM_AP_WEN	0	MEM_SKEY[7:0]				1	MEM_IAP_SIZE [15:0]																0						
1	MEM_EOPF	0	MEM_EOP_IE	0	MEM_KEY[15:0]																0	MEM_HF_EN	1	MEM_IAP_WEN	0	MEM_SKEY[7:0]				1	MEM_IAP_SIZE [15:0]																0						
2	Reserved	0	Reserved	0	MEM_KEY[15:0]																0	Reserved	0	MEM_ISPD_WEN	0	MEM_SKEY[7:0]				1	MEM_IAP_SIZE [15:0]																0						
3	Reserved	0	Reserved	0	MEM_KEY[15:0]																0	Reserved	0	MEM_ISPD_REN	0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0						
4	MEM_IAEF	0	MEM_IAE_IE	0	MEM_KEY[15:0]																0	MEM_MDS[3:0]			0	MEM_IAP_EXEC	1	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0				
5	MEM_WPEF	0	MEM_WPE_IE	0	MEM_KEY[15:0]																0	MEM_MDS[3:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0		
6	MEM_RPEF	0	MEM_RPE_IE	0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0		
7	Reserved	0	Reserved	0	MEM_KEY[15:0]																0	Reserved			0	MEM_ISP_WEN			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0		
8	Reserved	0	Reserved	0	MEM_KEY[15:0]																0	Reserved			0	MEM_ISP_REN			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0		
9	Reserved	0	Reserved	0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0		
10	Reserved				0	MEM_KEY[15:0]																0	MEM_PFB_EN			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
11					0	MEM_KEY[15:0]																0	MEM_FWAIT[1:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
12					0	MEM_KEY[15:0]																0	MEM_FWAIT[1:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
13					0	MEM_KEY[15:0]																0	MEM_FWAIT[1:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
14	Reserved				0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
15					0	MEM_KEY[15:0]																0	MEM_BOOT_MS [1:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
16					MEM_IAPSEF	0	MEM_KEY[15:0]																1	MEM_BOOT_MS [1:0]			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0
17					Reserved	0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0
18	Reserved	0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0				
19	Reserved				0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
20					0	MEM_KEY[15:0]																0	MEM_IAP_RE			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
21					0	MEM_KEY[15:0]																0	MEM_WPE_RE			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
22					0	MEM_KEY[15:0]																0	MEM_RPE_RE			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
23	Reserved				0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
24					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
25					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
26					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
27	Reserved				0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
28					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
29					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
30					0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
31	Reserved				0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0	
Reset					0x00000000	0	MEM_KEY[15:0]																0	Reserved			0	Reserved			0	MEM_SKEY[7:0]				0	MEM_IAP_SIZE [15:0]																0
Offset					Register	0x00	MEM_STA	0x04	MEM_INT	0x0C	MEM_KEY	0x10	MEM_CR0	0x14	MEM_CR1	0x1C	MEM_SKEY	0x28	MEM_IAPSZ	0x00000000																																	
Reset					0x00000000	0x00000000	0x00010001	0x00200002	0x00000010	0x00000007	0x00000000																																										

## 1.14. Hardware Configure Registers

**Hardware Configure****(CFG) Hardware Option Bytes Configure Control**Base Address : **0x4FF00000**

## 1.14.1. CFG write protected Key register

**CFG\_KEY****CFG write protected Key register**Offset Address : **0x0C**Reset Value : **0x00000001**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CFG_KEY[15:8]							
7	6	5	4	3	2	1	0
CFG_KEY[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	CFG_KEY	CFG key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the registers except CFG_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

## 1.14.2. CFG option byte register 00

**CFG\_OR00****CFG option byte register 00**Offset Address : **0x10**Reset Value : **0x00330001**

31	30	29	28	27	26	25	24
Reserved					CFG_BOD2_WE	CFG_BOD1_WE	CFG_BOD0_WE
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved		CFG_BOD1_TH[1:0]	
15	14	13	12	11	10	9	8
Reserved							CFG_LOCK_DIS
7	6	5	4	3	2	1	0
Reserved		Reserved				CFG_BOOT_MS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	r	CFG_BOD2_WE	BOD2 trigger Warm reset enable. When enables, BOD1 will trigger a reset to CPU if the voltage threshold detect event happened. When Cold reset, this value is load to RST_BOD2_WE and PW_BOD2_EN. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
25	r	CFG_BOD1_WE	BOD1 trigger Warm reset enable. When enables, BOD1 will trigger a reset to CPU if the voltage threshold detect event happened. When Cold reset, this value is load to RST_BOD1_WE and PW_BOD1_EN. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
24	r	CFG_BOD0_WE	BOD0 trigger Warm reset enable. When enables, BOD0 will trigger a reset to CPU if the voltage threshold detect event happened. When Cold reset, this value is load to RST_BOD0_WE and PW_BOD0_EN. (This bit is loaded by	0x00

			inverting from option byte flash data.) 0 = Disable 1 = Enable	
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x03
19..18	-	Reserved	Reserved	0x00
17..16	r	CFG_BOD1_TH	BOD1 detect voltage threshold select. 0x0 = 2.0v 0x1 = 2.4v 0x2 = 3.7v 0x3 = 4.2v	0x03
15..9	-	Reserved	Reserved	0x00
8	r	CFG_LOCK_DIS	Main Flash code locked enable. When enables, code dump on ICP/SWD is always 0xFF, page-erase and program is also disabled. 0 = Enable 1 = Disable (Code dump on Writer is transparent)	0x00
7	-	Reserved	Reserved	0x00
6..2	-	Reserved	Reserved	0x00
1..0	r	CFG_BOOT_MS	System cold reset boot memory select and memory is mapped at 0x0000 0000. These bits are not load into MEM_BOOT_MS after Warm reset. (These bits are loaded by inverting from option byte flash data.) 0x0 = Application Flash 0x1 = Boot Flash 0x2 = Embedded SRAM 0x3 = Reserved	0x01

### 1.14.3. CFG option byte register 01

<b>CFG_OR01</b>	<b>CFG option byte register 01</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CFG_IAP_SIZE[15:8]							
7	6	5	4	3	2	1	0
CFG_IAP_SIZE[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	CFG_IAP_SIZE	IAP memory size select. Value 0 indicates the IAP memory size 0K-byte. The valid register bits are only bit 15-to-8 and bit 7-to-0 must be 0. Value 0x0100 indicates the IAP memory size 1K-byte. (These bits are loaded by inverting from option byte flash data.)	0x0000

### 1.14.4. CFG option byte register 02

<b>CFG_OR02</b>	<b>CFG option byte register 02</b>
Offset Address :	0x18
Reset Value :	0x00000200

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

CFG_ISP_SIZE[15:8]							
7	6	5	4	3	2	1	0
CFG_ISP_SIZE[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	r	CFG_ISP_SIZE	ISP memory size select. Value 0 indicates the ISP memory size 0K-byte. The valid register bits are only bit 15-to-8 and bit 7-to-0 must be 0. Value 0x0100 indicates the ISP memory size 1K-byte. (These bits are loaded by inverting from option byte flash data.)	0x0200

#### 1.14.5. CFG option byte register 03

CFG_OR03	CFG option byte register 03
Offset Address :	0x1C
Reset Value :	0x000000F0

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						CFG_IWDT_STP	CFG_IWDT_SLP
7	6	5	4	3	2	1	0
CFG_IWDT_DIV[3:0]				Reserved	CFG_IWDT_WE	CFG_IWDT_WP	CFG_IWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	r	CFG_IWDT_STP	IWDT counting control when chip in STOP mode. Force ILRCO running for IWDT in STOP mode. (This bit is loaded by inverting from option byte flash data.) 0 = Stop : Stop counting 1 = Keep : Keep counting	0x00
8	r	CFG_IWDT_SLP	IWDT counting control when chip in SLEEP mode. (This bit is loaded by inverting from option byte flash data.) 0 = Stop : Stop counting 1 = Keep : Keep counting	0x00
7..4	r	CFG_IWDT_DIV	IWDT internal clock CK_IWDT_INT input divider select. When CFG_IWDT_EN is enabled, these bits will be loaded to IWDT control registers. When the value is 0xD, 0xE, 0xF, the divider is DIV4096 and the same as 0xC definition. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512 0xA = DIV1024 : divided by 1024 0xB = DIV2048 : divided by 2048 0xC = DIV4096 : divided by 4096	0x0F
3	-	Reserved	Reserved	0x00
2	r	CFG_IWDT_WE	IWDT reset generation enable option. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00

1	r	<b>CFG_IWDT_WP</b>	IWDT registers write protected enable. When enables, the IWDT registers of wakeup enable, interrupt enable and status bits are always not protected. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable : Write-protected	0x00
0	r	<b>CFG_IWDT_EN</b>	IWDT enable after Cold reset. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00

#### 1.14.6. CFG option byte register 05

<b>CFG_OR05</b>	<b>CFG option byte register 05</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x11E00100</b>

31	30	29	28	27	26	25	24
<b>CFG_XOSC_EN</b>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	<b>CFG_HS_SEL</b>	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	<b>CFG_PC_IOM</b>	<b>CFG_EXRST_SEL</b>	<b>CFG_SWD_PIN</b>	<b>CFG_EXRST_PIN</b>

Bit	Attr	Bit Name	Description	Reset
31	r	<b>CFG_XOSC_EN</b>	XOSC crystal oscillation circuit enable. When enables, the related pins are forced to do as internal OSC input/output pins and overrides the AFS setting. (This bit is loaded by inverting from option byte flash data.) 0 = Disable 1 = Enable	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x01
27..26	-	Reserved	Reserved	0x00
25..24	-	Reserved	Reserved	0x01
23..22	-	Reserved	Reserved	0x03
21..20	-	Reserved	Reserved	0x02
19..18	-	Reserved	Reserved	0x00
17	r	<b>CFG_HS_SEL</b>	CK_HS clock source select after power-on (Cold reset). After Cold reset, the selected clock source will be enabled automatically. (These bits are loaded by inverting from option byte flash data.) 0 = IHRCO 1 = ILRCO	0x00
16	-	Reserved	Reserved	0x00
15..9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x01
7..4	-	Reserved	Reserved	0x00
3	r	<b>CFG_PC_IOM</b>	Port C default IO mode select after power-on . All the port-C PCn pins are default AIO mode or QB mode by this setting except PC4/5/6/13/14 pins. The IO modes of PC4/5/6 pins are always default QB mode. The IO modes of PC13/14 pins are directly control by chip if CFG_XOSC_EN is enabled. When CFG_XOSC_EN is disabled, the IO modes of PC13/14 pins are control by this register setting. (This bit is loaded by inverting from option byte flash data.) 0 = AIO : Analog IO 1 = QB : Quasi-Bidirectional output drive high one CLK	0x00

2	r	<b>CFG_EXRST_SEL</b>	External reset power on default warm-reset or cold-reset select. When selects 'Warm', the external reset is power on default warm reset and it can be programmed to cold reset by RST_EX_CE. (This bit is loaded by inverting from option byte flash data.) 0 = Warm : Power-on warm reset 1 = Cold : Power-on cold reset	0x00
1	r	<b>CFG_SWD_PIN</b>	SWD interface pin control after power-on. When enables, the related pins are default forced to do as SWD interface pins and set as the AFS default setting after reset. (This bit is loaded by inverting from option byte flash data.) 0 = Enable 1 = Disable	0x00
0	r	<b>CFG_EXRST_PIN</b>	External reset pin control after power-on. When enables, the related pin is default forced to do as external reset pin and sets as the AFS default setting after reset. (This bit is loaded by inverting from option byte flash data.) 0 = Enable 1 = Disable	0x00

#### 1.14.7. CFG option byte register 15

<b>CFG_OR15</b>	<b>CFG option byte register 15</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				CFG_OP0_OFFT[5:0]			
15	14	13	12	11	10	9	8
Reserved				CFG_PGA2_OFFT[5:0]			
7	6	5	4	3	2	1	0
Reserved				CFG_PGA_OFFT[5:0]			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..16	rw	CFG_OP0_OFFT	OPA OP0-0 offset adjust bits.	0x00
15..14	-	Reserved	Reserved	0x00
13..8	rw	CFG_PGA2_OFFT	ADC PGA-2 offset adjust bits.	0x00
7..6	-	Reserved	Reserved	0x00
5..0	rw	CFG_PGA_OFFT	ADC PGA-1 offset adjust bits.	0x00

#### 1.14.8. CFG option byte register 16

<b>CFG_OR16</b>	<b>CFG option byte register 16</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				CFG_TEMP_CAL1[11:8]			
23	22	21	20	19	18	17	16
CFG_TEMP_CAL1[7:0]							
15	14	13	12	11	10	9	8
Reserved				CFG_TEMP_CAL0[11:8]			
7	6	5	4	3	2	1	0
CFG_TEMP_CAL0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00



27..16	rw	<b>CFG_TEMP_CAL1</b>	Temperature Sensor calibration value acquired at 60 degree-C. The default value is set by chip manufacture trimming process.	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..0	rw	<b>CFG_TEMP_CAL0</b>	Temperature Sensor calibration value acquired at 25 degree-C. The default value is set by chip manufacture trimming process.	0x0000

#### 1.14.9. CFG option byte register 17

<b>CFG_OR17</b>	<b>CFG option byte register 17</b>
Offset Address :	<b>0x4C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>			<b>CFG_ADC_OFFT[4:0]</b>				
23	22	21	20	19	18	17	16
<b>Reserved</b>			<b>Reserved</b>				
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>Reserved</b>			

Bit	Attr	Bit Name	Description	Reset
31..29	-	<b>Reserved</b>	Reserved	0x00
28..24	rw	<b>CFG_ADC_OFFT</b>	ADC offset adjust bits. ADC output code is equal ADC conversion code minus this offset code. Value 0x00,0x01 to 0x0E,0x0F are adjusted offset -31LSB, -29LSB to -3LSB, -1LSB. Value 0x10,0x11 to 0x1E, 0x1F are adjusted offset 1LSB, 3LSB to 29LSB, 31LSB.	0x00
23..21	-	<b>Reserved</b>	Reserved	0x00
20..16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..3	-	<b>Reserved</b>	Reserved	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

## 1.14.10. CFG Register Map

CFG Register Map

Register Number = 9

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																
0x0C	CFG_KEY	Reserved																CFG_KEY[15:0]																																															
Reset	0x00000001																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1																		
0x10	CFG_OR00																	Reserved																CFG_BOOT_MS [1:0]	Reserved																														
Reset	0x00330001																																	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
0x14	CFG_OR01																																	Reserved																CFG_IAP_SIZE [15:0]															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x18	CFG_OR02	Reserved																CFG_ISP_SIZE [15:0]																																															
Reset	0x00000200																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
0x1C	CFG_OR03																	Reserved																Reserved				CFG_IWDT_DIV [3:0]				CFG_IWDT_SLP				CFG_IWDT_STP																			
Reset	0x000000F0																																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0		
0x24	CFG_OR05	CFG_XOSC_EN				Reserved				Reserved				Reserved																				Reserved				Reserved				Reserved				Reserved				Reserved															
Reset	0x11E00100	0	0	0	1	0	0	0	1	1	1	1	0	0	0	0	0																	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0															
0x44	CFG_OR15	Reserved								Reserved				CFG_OP0_OFFT [5:0]				Reserved				CFG_PGA2_OFFT [5:0]				Reserved				CFG_PGA_OFFT [5:0]				CFG_TEMP_CAL0 [11:0]																															
Reset	0x00000000																																																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	CFG_OR16	Reserved				CFG_TEMP_CAL1 [11:0]												Reserved																																CFG_TEMP_CAL0 [11:0]															
Reset	0x00000000																																																																

0x4C	CFG_OR17	Reserved	CFG_ADC_OFFT [4:0]	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	000	00000	0000	0000	00000000	000000000000	0000000000000000

## 1.15. EXIC Interrupt Registers

<b>EXIC Interrupt</b>	<b>(EXIC) External Interrupt Controller</b>
Base Address :	<b>0x50000000</b>

## 1.15.1. EXIC interrupt status register

EXIC_STA	EXIC interrupt status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved						EXIC_PE_AF	EXIC_PE_OF
15	14	13	12	11	10	9	8
Reserved		EXIC_PD_AF	EXIC_PD_OF	Reserved		EXIC_PC_AF	EXIC_PC_OF
7	6	5	4	3	2	1	0
Reserved		EXIC_PB_AF	EXIC_PB_OF	Reserved		EXIC_PA_AF	EXIC_PA_OF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	EXIC_PE_AF	External interrupt PEx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	r	EXIC_PE_OF	External interrupt PEx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	EXIC_PD_AF	External interrupt PDx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	r	EXIC_PD_OF	External interrupt PDx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	EXIC_PC_AF	External interrupt PCx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	r	EXIC_PC_OF	External interrupt PCx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	EXIC_PB_AF	External interrupt PBx AND path interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	r	EXIC_PB_OF	External interrupt PBx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	EXIC_PA_AF	External interrupt PAx AND path interrupt flag (set by hardware and clear by software writing 1) 0 = Normal (No event occurred)	0x00

			1 = Happened (Event happened)	
0	r	EXIC_PA_OF	External interrupt PAx OR path interrupt flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.15.2. EXIC interrupt enable register

<b>EXIC_INT</b>	<b>EXIC interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			EXIC_PE_IEA	EXIC_PD_IEA	EXIC_PC_IEA	EXIC_PB_IEA	EXIC_PA_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	EXIC_PE_IEA	EXIC port PE external interrupt all enable. When disables, the EXIC port PE global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
3	rw	EXIC_PD_IEA	EXIC port PD external interrupt all enable. When disables, the EXIC port PD global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
2	rw	EXIC_PC_IEA	EXIC port PC external interrupt all enable. When disables, the EXIC port PC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
1	rw	EXIC_PB_IEA	EXIC port PB external interrupt all enable. When disables, the EXIC port PB global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00
0	rw	EXIC_PA_IEA	EXIC port PA external interrupt all enable. When disables, the EXIC port PA global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.15.3. EXIC control register 0

<b>EXIC_CR0</b>	<b>EXIC control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved			EXIC_PE_AINV	EXIC_PD_AINV	EXIC_PC_AINV	EXIC_PB_AINV	EXIC_PA_AINV
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
EXIC_NMI_SEL	EXIC_NMI_MUX[4:0]					EXIC_EM_RXEV	EXIC_EM_NMI
7	6	5	4	3	2	1	0
Reserved						EXIC_NMI_SW	Reserved

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28	rw	EXIC_PE_AINV	External interrupt PEx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
27	rw	EXIC_PD_AINV	External interrupt PDx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
26	rw	EXIC_PC_AINV	External interrupt PCx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
25	rw	EXIC_PB_AINV	External interrupt PBx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	EXIC_PA_AINV	External interrupt PAx AND path signal inverse enable bit. 0 = Disable 1 = Enable	0x00
23..16	-	Reserved	Reserved	0x00
15	rw	EXIC_NMI_SEL	NMI interrupt internal or external source select. When selects INT, the NMI interrupt source is selected from interrupt peripheral interrupt source. 0 = EXT : external pin 1 = INT : internal interrupt source	0x00
14..10	rw	EXIC_NMI_MUX	NMI interrupt internal source MUX selection. The register is used to select the NMI interrupt source from one of the peripheral interrupt.	0x00
9	rw	EXIC_EM_RXEV	Interrupt event mask control bit for RXEV. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	EXIC_EM_NMI	Interrupt event mask control bit for NMI. 0 = Disable (Mask) 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	rw	EXIC_NMI_SW	Software NMI trigger bit. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

#### 1.15.4. EXIC PA input interrupt pending flag register

EXIC_PA_PF	EXIC PA input interrupt pending flag register
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
EXIC_PA15_PF	EXIC_PA14_PF	EXIC_PA13_PF	EXIC_PA12_PF	EXIC_PA11_PF	EXIC_PA10_PF	EXIC_PA9_PF	EXIC_PA8_PF

7	6	5	4	3	2	1	0
EXIC_PA7_PF	EXIC_PA6_PF	EXIC_PA5_PF	EXIC_PA4_PF	EXIC_PA3_PF	EXIC_PA2_PF	EXIC_PA1_PF	EXIC_PA0_PF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	EXIC_PA15_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	EXIC_PA14_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	EXIC_PA13_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	EXIC_PA12_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	EXIC_PA11_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	EXIC_PA10_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	EXIC_PA9_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	EXIC_PA8_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	EXIC_PA7_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	EXIC_PA6_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	EXIC_PA5_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	EXIC_PA4_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	EXIC_PA3_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	EXIC_PA2_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	EXIC_PA1_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	EXIC_PA0_PF	EXIC pin input interrupt pending flag x for external input interrupt pin PAX. It set by hardware and software write 1 to clear the interrupt pending flag. ([x] is the related pin index = {0~15} ) Read the interrupt pending bit x on related external input interrupt pin : 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.15.5. EXIC PA Pad input trigger select register

EXIC_PA_TRGS	EXIC PA Pad input trigger select register	
Offset Address :	0x24	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
EXIC_PA15_TRGS[1:0]		EXIC_PA14_TRGS[1:0]		EXIC_PA13_TRGS[1:0]		EXIC_PA12_TRGS[1:0]	
23	22	21	20	19	18	17	16
EXIC_PA11_TRGS[1:0]		EXIC_PA10_TRGS[1:0]		EXIC_PA9_TRGS[1:0]		EXIC_PA8_TRGS[1:0]	
15	14	13	12	11	10	9	8
EXIC_PA7_TRGS[1:0]		EXIC_PA6_TRGS[1:0]		EXIC_PA5_TRGS[1:0]		EXIC_PA4_TRGS[1:0]	
7	6	5	4	3	2	1	0
EXIC_PA3_TRGS[1:0]		EXIC_PA2_TRGS[1:0]		EXIC_PA1_TRGS[1:0]		EXIC_PA0_TRGS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..30	rw	EXIC_PA15_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
29..28	rw	EXIC_PA14_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	EXIC_PA13_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	EXIC_PA12_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	EXIC_PA11_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	EXIC_PA10_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	EXIC_PA9_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	EXIC_PA8_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	EXIC_PA7_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	EXIC_PA6_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag	0x00



			0x1 = Level 0x2 = Edge 0x3 = Dual-edge	
11..10	rw	<b>EXIC_PA5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PA4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PA3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PA2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PA1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PA0_TRGS</b>	External interrupt pin edge/level trigger event select. When set 0 to disable external interrupt pending flag bit EXIC_PAn_PF to be update. Set the input signal inversion bit of PA_INVn to select low/high level or rising/falling edge. When PA_INVn=0, select low level for EXIC_PAn_TRGS=0x01 and falling edge for EXIC_PAn_TRGS=0x02. On STOP mode, this function is forced to 'Level' by hardware however any setting value. ([n] is the related pin index = {0~15} ) 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.15.6. EXIC PA AOI Mask register

<b>EXIC_PA_MSK</b>	<b>EXIC PA AOI Mask register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_PA15_AM</b>	<b>EXIC_PA14_AM</b>	<b>EXIC_PA13_AM</b>	<b>EXIC_PA12_AM</b>	<b>EXIC_PA11_AM</b>	<b>EXIC_PA10_AM</b>	<b>EXIC_PA9_AM</b>	<b>EXIC_PA8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PA7_AM</b>	<b>EXIC_PA6_AM</b>	<b>EXIC_PA5_AM</b>	<b>EXIC_PA4_AM</b>	<b>EXIC_PA3_AM</b>	<b>EXIC_PA2_AM</b>	<b>EXIC_PA1_AM</b>	<b>EXIC_PA0_AM</b>
15	14	13	12	11	10	9	8
<b>EXIC_PA15_OM</b>	<b>EXIC_PA14_OM</b>	<b>EXIC_PA13_OM</b>	<b>EXIC_PA12_OM</b>	<b>EXIC_PA11_OM</b>	<b>EXIC_PA10_OM</b>	<b>EXIC_PA9_OM</b>	<b>EXIC_PA8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PA7_OM</b>	<b>EXIC_PA6_OM</b>	<b>EXIC_PA5_OM</b>	<b>EXIC_PA4_OM</b>	<b>EXIC_PA3_OM</b>	<b>EXIC_PA2_OM</b>	<b>EXIC_PA1_OM</b>	<b>EXIC_PA0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>EXIC_PA15_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	<b>EXIC_PA14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM.	0x00

			0 = Disable (Mask) 1 = Enable	
29	rw	<a href="#">EXIC_PA13_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<a href="#">EXIC_PA12_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<a href="#">EXIC_PA11_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<a href="#">EXIC_PA10_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<a href="#">EXIC_PA9_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<a href="#">EXIC_PA8_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<a href="#">EXIC_PA7_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<a href="#">EXIC_PA6_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
21	rw	<a href="#">EXIC_PA5_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<a href="#">EXIC_PA4_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	<a href="#">EXIC_PA3_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<a href="#">EXIC_PA2_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<a href="#">EXIC_PA1_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<a href="#">EXIC_PA0_AM</a>	External interrupt PAX AND mask bit x. Each bit is used to disable (mask) or enable the related PAX input line. ([x] is the related pin index = {0~15} ) 0 = Disable (Mask) 1 = Enable	0x00
15	rw	<a href="#">EXIC_PA15_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	<a href="#">EXIC_PA14_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<a href="#">EXIC_PA13_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<a href="#">EXIC_PA12_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<a href="#">EXIC_PA11_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

10	rw	<b>EXIC_PA10_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<b>EXIC_PA9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PA8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<b>EXIC_PA7_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<b>EXIC_PA6_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<b>EXIC_PA5_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<b>EXIC_PA4_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<b>EXIC_PA3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<b>EXIC_PA2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<b>EXIC_PA1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PA0_OM</b>	External interrupt PAX OR mask bit x. Each bit is used to disable (mask) or enable the related PAX input line. ([x] is the related pin index = {0~15} ) 0 = Disable (Mask) 1 = Enable	0x00

### 1.15.7. EXIC PB input interrupt pending flag register

<b>EXIC_PB_PF</b>	<b>EXIC PB input interrupt pending flag register</b>
Offset Address :	<b>0x30</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>EXIC_PB15_PF</b>	<b>EXIC_PB14_PF</b>	<b>EXIC_PB13_PF</b>	<b>EXIC_PB12_PF</b>	<b>EXIC_PB11_PF</b>	<b>EXIC_PB10_PF</b>	<b>EXIC_PB9_PF</b>	<b>EXIC_PB8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PB7_PF</b>	<b>EXIC_PB6_PF</b>	<b>EXIC_PB5_PF</b>	<b>EXIC_PB4_PF</b>	<b>EXIC_PB3_PF</b>	<b>EXIC_PB2_PF</b>	<b>EXIC_PB1_PF</b>	<b>EXIC_PB0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>EXIC_PB15_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	<b>EXIC_PB14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PB13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred	0x00

			1 = Happened : Event happened	
12	rw	EXIC_PB12_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	EXIC_PB11_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	EXIC_PB10_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	EXIC_PB9_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	EXIC_PB8_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	EXIC_PB7_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	EXIC_PB6_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	EXIC_PB5_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	EXIC_PB4_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	EXIC_PB3_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	EXIC_PB2_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	EXIC_PB1_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	EXIC_PB0_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.15.8. EXIC PB Pad input trigger select register

EXIC_PB_TRGS		EXIC PB Pad input trigger select register					
Offset Address :		0x34		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
EXIC_PB15_TRGS[1:0]		EXIC_PB14_TRGS[1:0]		EXIC_PB13_TRGS[1:0]		EXIC_PB12_TRGS[1:0]	
23	22	21	20	19	18	17	16
EXIC_PB11_TRGS[1:0]		EXIC_PB10_TRGS[1:0]		EXIC_PB9_TRGS[1:0]		EXIC_PB8_TRGS[1:0]	
15	14	13	12	11	10	9	8
EXIC_PB7_TRGS[1:0]		EXIC_PB6_TRGS[1:0]		EXIC_PB5_TRGS[1:0]		EXIC_PB4_TRGS[1:0]	
7	6	5	4	3	2	1	0
EXIC_PB3_TRGS[1:0]		EXIC_PB2_TRGS[1:0]		EXIC_PB1_TRGS[1:0]		EXIC_PB0_TRGS[1:0]	

  

Bit	Attr	Bit Name	Description	Reset
31..30	rw	EXIC_PB15_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge	0x00

			0x3 = Dual-edge	
29..28	rw	<b>EXIC_PB14_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	<b>EXIC_PB13_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	<b>EXIC_PB12_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	<b>EXIC_PB11_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	<b>EXIC_PB10_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	<b>EXIC_PB9_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	<b>EXIC_PB8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	<b>EXIC_PB7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PB6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PB5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PB4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PB3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

5..4	rw	<b>EXIC_PB2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PB1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PB0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.15.9. EXIC PB AOI Mask register

<b>EXIC_PB_MSK</b>	<b>EXIC PB AOI Mask register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PB15_AM</b>	<b>EXIC_PB14_AM</b>	<b>EXIC_PB13_AM</b>	<b>EXIC_PB12_AM</b>	<b>EXIC_PB11_AM</b>	<b>EXIC_PB10_AM</b>	<b>EXIC_PB9_AM</b>	<b>EXIC_PB8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PB7_AM</b>	<b>EXIC_PB6_AM</b>	<b>EXIC_PB5_AM</b>	<b>EXIC_PB4_AM</b>	<b>EXIC_PB3_AM</b>	<b>EXIC_PB2_AM</b>	<b>EXIC_PB1_AM</b>	<b>EXIC_PB0_AM</b>
15	14	13	12	11	10	9	8
<b>EXIC_PB15_OM</b>	<b>EXIC_PB14_OM</b>	<b>EXIC_PB13_OM</b>	<b>EXIC_PB12_OM</b>	<b>EXIC_PB11_OM</b>	<b>EXIC_PB10_OM</b>	<b>EXIC_PB9_OM</b>	<b>EXIC_PB8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PB7_OM</b>	<b>EXIC_PB6_OM</b>	<b>EXIC_PB5_OM</b>	<b>EXIC_PB4_OM</b>	<b>EXIC_PB3_OM</b>	<b>EXIC_PB2_OM</b>	<b>EXIC_PB1_OM</b>	<b>EXIC_PB0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>EXIC_PB15_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	<b>EXIC_PB14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	<b>EXIC_PB13_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<b>EXIC_PB12_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<b>EXIC_PB11_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<b>EXIC_PB10_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<b>EXIC_PB9_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<b>EXIC_PB8_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<b>EXIC_PB7_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<b>EXIC_PB6_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask)	0x00

			1 = Enable	
21	rw	<a href="#">EXIC_PB5_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<a href="#">EXIC_PB4_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	<a href="#">EXIC_PB3_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<a href="#">EXIC_PB2_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<a href="#">EXIC_PB1_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<a href="#">EXIC_PB0_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	rw	<a href="#">EXIC_PB15_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	<a href="#">EXIC_PB14_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<a href="#">EXIC_PB13_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<a href="#">EXIC_PB12_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<a href="#">EXIC_PB11_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<a href="#">EXIC_PB10_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<a href="#">EXIC_PB9_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<a href="#">EXIC_PB8_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<a href="#">EXIC_PB7_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<a href="#">EXIC_PB6_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<a href="#">EXIC_PB5_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<a href="#">EXIC_PB4_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<a href="#">EXIC_PB3_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<a href="#">EXIC_PB2_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask)	0x00



			1 = Enable	
1	rw	<b>EXIC_PB1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PB0_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

### 1.15.10. EXIC PC input interrupt pending flag register

<b>EXIC_PC_PF</b>	<b>EXIC PC input interrupt pending flag register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	<b>EXIC_PC14_PF</b>	<b>EXIC_PC13_PF</b>	<b>EXIC_PC12_PF</b>	<b>EXIC_PC11_PF</b>	<b>EXIC_PC10_PF</b>	<b>EXIC_PC9_PF</b>	<b>EXIC_PC8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PC7_PF</b>	<b>EXIC_PC6_PF</b>	<b>EXIC_PC5_PF</b>	<b>EXIC_PC4_PF</b>	<b>EXIC_PC3_PF</b>	<b>EXIC_PC2_PF</b>	<b>EXIC_PC1_PF</b>	<b>EXIC_PC0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	rw	<b>EXIC_PC14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PC13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	<b>EXIC_PC12_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	<b>EXIC_PC11_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
10	rw	<b>EXIC_PC10_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	<b>EXIC_PC9_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	<b>EXIC_PC8_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	<b>EXIC_PC7_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	<b>EXIC_PC6_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	<b>EXIC_PC5_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	<b>EXIC_PC4_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	<b>EXIC_PC3_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred	0x00



			1 = Happened : Event happened	
2	rw	<b>EXIC_PC2_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	<b>EXIC_PC1_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	<b>EXIC_PC0_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.15.11. EXIC PC Pad input trigger select register

<b>EXIC_PC_TRGS</b>	<b>EXIC PC Pad input trigger select register</b>
Offset Address :	<b>0x44</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved		<b>EXIC_PC14_TRGS[1:0]</b>		<b>EXIC_PC13_TRGS[1:0]</b>		<b>EXIC_PC12_TRGS[1:0]</b>	
23	22	21	20	19	18	17	16
<b>EXIC_PC11_TRGS[1:0]</b>		<b>EXIC_PC10_TRGS[1:0]</b>		<b>EXIC_PC9_TRGS[1:0]</b>		<b>EXIC_PC8_TRGS[1:0]</b>	
15	14	13	12	11	10	9	8
<b>EXIC_PC7_TRGS[1:0]</b>		<b>EXIC_PC6_TRGS[1:0]</b>		<b>EXIC_PC5_TRGS[1:0]</b>		<b>EXIC_PC4_TRGS[1:0]</b>	
7	6	5	4	3	2	1	0
<b>EXIC_PC3_TRGS[1:0]</b>		<b>EXIC_PC2_TRGS[1:0]</b>		<b>EXIC_PC1_TRGS[1:0]</b>		<b>EXIC_PC0_TRGS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..28	rw	<b>EXIC_PC14_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
27..26	rw	<b>EXIC_PC13_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	<b>EXIC_PC12_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	<b>EXIC_PC11_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	<b>EXIC_PC10_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	<b>EXIC_PC9_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	<b>EXIC_PC8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level	0x00

			0x2 = Edge 0x3 = Dual-edge	
15..14	rw	<b>EXIC_PC7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PC6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PC5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PC4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PC3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PC2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
3..2	rw	<b>EXIC_PC1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PC0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.15.12. EXIC PC AOI Mask register

<b>EXIC_PC_MSK</b>	<b>EXIC PC AOI Mask register</b>
Offset Address :	<b>0x48</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	<b>EXIC_PC14_AM</b>	<b>EXIC_PC13_AM</b>	<b>EXIC_PC12_AM</b>	<b>EXIC_PC11_AM</b>	<b>EXIC_PC10_AM</b>	<b>EXIC_PC9_AM</b>	<b>EXIC_PC8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PC7_AM</b>	<b>EXIC_PC6_AM</b>	<b>EXIC_PC5_AM</b>	<b>EXIC_PC4_AM</b>	<b>EXIC_PC3_AM</b>	<b>EXIC_PC2_AM</b>	<b>EXIC_PC1_AM</b>	<b>EXIC_PC0_AM</b>
15	14	13	12	11	10	9	8
Reserved	<b>EXIC_PC14_OM</b>	<b>EXIC_PC13_OM</b>	<b>EXIC_PC12_OM</b>	<b>EXIC_PC11_OM</b>	<b>EXIC_PC10_OM</b>	<b>EXIC_PC9_OM</b>	<b>EXIC_PC8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PC7_OM</b>	<b>EXIC_PC6_OM</b>	<b>EXIC_PC5_OM</b>	<b>EXIC_PC4_OM</b>	<b>EXIC_PC3_OM</b>	<b>EXIC_PC2_OM</b>	<b>EXIC_PC1_OM</b>	<b>EXIC_PC0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>EXIC_PC14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM.	0x00

			0 = Disable (Mask) 1 = Enable	
29	rw	<b>EXIC_PC13_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<b>EXIC_PC12_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<b>EXIC_PC11_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<b>EXIC_PC10_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<b>EXIC_PC9_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<b>EXIC_PC8_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<b>EXIC_PC7_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<b>EXIC_PC6_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
21	rw	<b>EXIC_PC5_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<b>EXIC_PC4_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
19	rw	<b>EXIC_PC3_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<b>EXIC_PC2_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<b>EXIC_PC1_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<b>EXIC_PC0_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14	rw	<b>EXIC_PC14_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<b>EXIC_PC13_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<b>EXIC_PC12_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<b>EXIC_PC11_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<b>EXIC_PC10_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

9	rw	<b>EXIC_PC9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PC8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<b>EXIC_PC7_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<b>EXIC_PC6_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<b>EXIC_PC5_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<b>EXIC_PC4_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<b>EXIC_PC3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<b>EXIC_PC2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<b>EXIC_PC1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PC0_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

### 1.15.13. EXIC PD input interrupt pending flag register

<b>EXIC_PD_PF</b>	<b>EXIC PD input interrupt pending flag register</b>
Offset Address :	<b>0x50</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>EXIC_PD15_PF</b>	<b>EXIC_PD14_PF</b>	<b>EXIC_PD13_PF</b>	<b>EXIC_PD12_PF</b>	<b>EXIC_PD11_PF</b>	<b>EXIC_PD10_PF</b>	<b>EXIC_PD9_PF</b>	<b>EXIC_PD8_PF</b>
7	6	5	4	3	2	1	0
<b>EXIC_PD7_PF</b>	<b>EXIC_PD6_PF</b>	<b>EXIC_PD5_PF</b>	<b>EXIC_PD4_PF</b>	<b>EXIC_PD3_PF</b>	<b>EXIC_PD2_PF</b>	<b>EXIC_PD1_PF</b>	<b>EXIC_PD0_PF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	rw	<b>EXIC_PD15_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	<b>EXIC_PD14_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	<b>EXIC_PD13_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	<b>EXIC_PD12_PF</b>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	rw	<b>EXIC_PD11_PF</b>	Refer to the register descriptions of EXIC_PA0_PF.	0x00

			0 = Normal : No event occurred 1 = Happened : Event happened	
10	rw	<a href="#">EXIC_PD10_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
9	rw	<a href="#">EXIC_PD9_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	<a href="#">EXIC_PD8_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	rw	<a href="#">EXIC_PD7_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
6	rw	<a href="#">EXIC_PD6_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
5	rw	<a href="#">EXIC_PD5_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
4	rw	<a href="#">EXIC_PD4_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
3	rw	<a href="#">EXIC_PD3_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	<a href="#">EXIC_PD2_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	<a href="#">EXIC_PD1_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	<a href="#">EXIC_PD0_PF</a>	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

#### 1.15.14. EXIC PD Pad input trigger select register

<b>EXIC_PD_TRGS</b>	<b>EXIC PD Pad input trigger select register</b>
Offset Address :	<b>0x54</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<a href="#">EXIC_PD15_TRGS[1:0]</a>		<a href="#">EXIC_PD14_TRGS[1:0]</a>		<a href="#">EXIC_PD13_TRGS[1:0]</a>		<a href="#">EXIC_PD12_TRGS[1:0]</a>	
23	22	21	20	19	18	17	16
<a href="#">EXIC_PD11_TRGS[1:0]</a>		<a href="#">EXIC_PD10_TRGS[1:0]</a>		<a href="#">EXIC_PD9_TRGS[1:0]</a>		<a href="#">EXIC_PD8_TRGS[1:0]</a>	
15	14	13	12	11	10	9	8
<a href="#">EXIC_PD7_TRGS[1:0]</a>		<a href="#">EXIC_PD6_TRGS[1:0]</a>		<a href="#">EXIC_PD5_TRGS[1:0]</a>		<a href="#">EXIC_PD4_TRGS[1:0]</a>	
7	6	5	4	3	2	1	0
<a href="#">EXIC_PD3_TRGS[1:0]</a>		<a href="#">EXIC_PD2_TRGS[1:0]</a>		<a href="#">EXIC_PD1_TRGS[1:0]</a>		<a href="#">EXIC_PD0_TRGS[1:0]</a>	

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<a href="#">EXIC_PD15_TRGS</a>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
29..28	rw	<a href="#">EXIC_PD14_TRGS</a>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge	0x00

			0x3 = Dual-edge	
27..26	rw	<b>EXIC_PD13_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
25..24	rw	<b>EXIC_PD12_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
23..22	rw	<b>EXIC_PD11_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
21..20	rw	<b>EXIC_PD10_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
19..18	rw	<b>EXIC_PD9_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
17..16	rw	<b>EXIC_PD8_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
15..14	rw	<b>EXIC_PD7_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
13..12	rw	<b>EXIC_PD6_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
11..10	rw	<b>EXIC_PD5_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
9..8	rw	<b>EXIC_PD4_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
7..6	rw	<b>EXIC_PD3_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
5..4	rw	<b>EXIC_PD2_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

3..2	rw	<b>EXIC_PD1_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00
1..0	rw	<b>EXIC_PD0_TRGS</b>	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No updated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge	0x00

### 1.15.15. EXIC PD AOI Mask register

<b>EXIC_PD_MSK</b>	<b>EXIC PD AOI Mask register</b>
Offset Address :	<b>0x58</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_PD15_AM</b>	<b>EXIC_PD14_AM</b>	<b>EXIC_PD13_AM</b>	<b>EXIC_PD12_AM</b>	<b>EXIC_PD11_AM</b>	<b>EXIC_PD10_AM</b>	<b>EXIC_PD9_AM</b>	<b>EXIC_PD8_AM</b>
23	22	21	20	19	18	17	16
<b>EXIC_PD7_AM</b>	<b>EXIC_PD6_AM</b>	<b>EXIC_PD5_AM</b>	<b>EXIC_PD4_AM</b>	<b>EXIC_PD3_AM</b>	<b>EXIC_PD2_AM</b>	<b>EXIC_PD1_AM</b>	<b>EXIC_PD0_AM</b>
15	14	13	12	11	10	9	8
<b>EXIC_PD15_OM</b>	<b>EXIC_PD14_OM</b>	<b>EXIC_PD13_OM</b>	<b>EXIC_PD12_OM</b>	<b>EXIC_PD11_OM</b>	<b>EXIC_PD10_OM</b>	<b>EXIC_PD9_OM</b>	<b>EXIC_PD8_OM</b>
7	6	5	4	3	2	1	0
<b>EXIC_PD7_OM</b>	<b>EXIC_PD6_OM</b>	<b>EXIC_PD5_OM</b>	<b>EXIC_PD4_OM</b>	<b>EXIC_PD3_OM</b>	<b>EXIC_PD2_OM</b>	<b>EXIC_PD1_OM</b>	<b>EXIC_PD0_OM</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>EXIC_PD15_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	<b>EXIC_PD14_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	<b>EXIC_PD13_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	<b>EXIC_PD12_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	rw	<b>EXIC_PD11_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
26	rw	<b>EXIC_PD10_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
25	rw	<b>EXIC_PD9_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	<b>EXIC_PD8_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	rw	<b>EXIC_PD7_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
22	rw	<b>EXIC_PD6_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
21	rw	<b>EXIC_PD5_AM</b>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
20	rw	<b>EXIC_PD4_AM</b>	Refer to the register descriptions of EXIC_PA0_AM.	0x00

			0 = Disable (Mask) 1 = Enable	
19	rw	<a href="#">EXIC_PD3_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	<a href="#">EXIC_PD2_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	<a href="#">EXIC_PD1_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	<a href="#">EXIC_PD0_AM</a>	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	rw	<a href="#">EXIC_PD15_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	<a href="#">EXIC_PD14_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	<a href="#">EXIC_PD13_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
12	rw	<a href="#">EXIC_PD12_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	rw	<a href="#">EXIC_PD11_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
10	rw	<a href="#">EXIC_PD10_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
9	rw	<a href="#">EXIC_PD9_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<a href="#">EXIC_PD8_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	rw	<a href="#">EXIC_PD7_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
6	rw	<a href="#">EXIC_PD6_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
5	rw	<a href="#">EXIC_PD5_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
4	rw	<a href="#">EXIC_PD4_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
3	rw	<a href="#">EXIC_PD3_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<a href="#">EXIC_PD2_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<a href="#">EXIC_PD1_OM</a>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<a href="#">EXIC_PD0_OM</a>	Refer to the register descriptions of EXIC_PA0_OM.	0x00



		0 = Disable (Mask) 1 = Enable	
--	--	----------------------------------	--

## 1.15.16. EXIC Interrupt source identity register 0

<b>EXIC_SRC0</b>	<b>EXIC Interrupt source identity register 0</b>
Offset Address :	0x60
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID3[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID2[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID1[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID3	Interrupt source-3 identity. 0x1 = EXINT0 (PA external interrupt) 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID2	Interrupt source-2 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	EXIC_ID1	Interrupt source-1 identity. 0x1 = IWDT 0x2 = PW 0x4 = Reserved 0x8 = RTC 0x10 = CSC 0x20 = APB 0x40 = MEM 0x80 = Reserved	0x00
7..0	r	EXIC_ID0	Interrupt source-0 identity. 0x1 = WWDT 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

## 1.15.17. EXIC interrupt source identity register 1

<b>EXIC_SRC1</b>	<b>EXIC interrupt source identity register 1</b>
Offset Address :	0x64
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID7[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID6[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID5[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID4[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID7	Interrupt source-7 identity. 0x1 = CMP	0x00

			0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	
23..16	r	<b>EXIC_ID6</b>	Interrupt source-6 identity. 0x1 = EXINT3 (PD external interrupt) 0x2 = EXINT4 (PE external interrupt) 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID5</b>	Interrupt source-5 identity. 0x1 = EXINT2 (PC external interrupt) 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID4</b>	Interrupt source-4 identity. 0x1 = EXINT1 (PB external interrupt) 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.15.18. EXIC interrupt source identity register 2

<b>EXIC_SRC2</b>	<b>EXIC interrupt source identity register 2</b>
Offset Address :	0x68
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_ID11[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID10[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID9[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID8[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID11</b>	Interrupt source-11 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	<b>EXIC_ID10</b>	Interrupt source-10 identity. 0x1 = ADC 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID9</b>	Interrupt source-9 identity. 0x1 = OPA 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID8</b>	Interrupt source-8 identity. 0x1 = DMA 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.15.19. EXIC interrupt source identity register 3

<b>EXIC_SRC3</b>	<b>EXIC interrupt source identity register 3</b>
Offset Address :	0x6C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID15[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID14[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID13[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID12[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID15	Interrupt source-15 identity. 0x1 = TM20 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID14	Interrupt source-14 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM16 0x8 = Reserved	0x00
15..8	r	EXIC_ID13	Interrupt source-13 identity. 0x1 = TM10 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	EXIC_ID12	Interrupt source-12 identity. 0x1 = TM00 0x2 = TM01 0x4 = Reserved 0x8 = Reserved	0x00

#### 1.15.20. EXIC interrupt source identity register 4

<b>EXIC_SRC4</b>	<b>EXIC interrupt source identity register 4</b>
Offset Address :	0x70
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_ID19[7:0]							
23	22	21	20	19	18	17	16
EXIC_ID18[7:0]							
15	14	13	12	11	10	9	8
EXIC_ID17[7:0]							
7	6	5	4	3	2	1	0
EXIC_ID16[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	EXIC_ID19	Interrupt source-19 identity. 0x1 = LCD 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	EXIC_ID18	Interrupt source-18 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	EXIC_ID17	Interrupt source-17 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM36	0x00

			0x8 = Reserved	
7..0	r	<b>EXIC_ID16</b>	Interrupt source-16 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = TM26 0x8 = Reserved	0x00

### 1.15.21. EXIC interrupt source identity register 5

<b>EXIC_SRC5</b>	<b>EXIC interrupt source identity register 5</b>
Offset Address :	<b>0x74</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_ID23[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID22[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID21[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID20[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID23</b>	Interrupt source-23 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	<b>EXIC_ID22</b>	Interrupt source-22 identity. 0x1 = URT4 0x2 = URT5 0x4 = URT6 0x8 = URT7	0x00
15..8	r	<b>EXIC_ID21</b>	Interrupt source-21 identity. 0x1 = URT1 0x2 = URT2 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID20</b>	Interrupt source-20 identity. 0x1 = URT0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.15.22. EXIC interrupt source identity register 6

<b>EXIC_SRC6</b>	<b>EXIC interrupt source identity register 6</b>
Offset Address :	<b>0x78</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>EXIC_ID27[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID26[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID25[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID24[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID27</b>	Interrupt source-27 identity. 0x1 = CAN0	0x00

			0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	
23..16	r	<b>EXIC_ID26</b>	Interrupt source-26 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID25</b>	Interrupt source-25 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID24</b>	Interrupt source-24 identity. 0x1 = SPI0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.15.23. EXIC interrupt source identity register 7

<b>EXIC_SRC7</b>	<b>EXIC interrupt source identity register 7</b>
Offset Address :	Reset Value :

0x7C

0x00000000

31	30	29	28	27	26	25	24
<b>EXIC_ID31[7:0]</b>							
23	22	21	20	19	18	17	16
<b>EXIC_ID30[7:0]</b>							
15	14	13	12	11	10	9	8
<b>EXIC_ID29[7:0]</b>							
7	6	5	4	3	2	1	0
<b>EXIC_ID28[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	r	<b>EXIC_ID31</b>	Interrupt source-31 identity. 0x1 = APX 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
23..16	r	<b>EXIC_ID30</b>	Interrupt source-30 identity. 0x1 = Reserved 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
15..8	r	<b>EXIC_ID29</b>	Interrupt source-29 identity. 0x1 = I2C1 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00
7..0	r	<b>EXIC_ID28</b>	Interrupt source-28 identity. 0x1 = I2C0 0x2 = Reserved 0x4 = Reserved 0x8 = Reserved	0x00

### 1.15.24. EXIC PE input interrupt pending flag register

<b>EXIC_PE_PF</b>	<b>EXIC PE input interrupt pending flag register</b>
Offset Address :	Reset Value :

0x80

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
EXIC_PE15_PF	EXIC_PE14_PF	EXIC_PE13_PF	EXIC_PE12_PF	Reserved	Reserved	EXIC_PE9_PF	EXIC_PE8_PF
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	EXIC_PE3_PF	EXIC_PE2_PF	EXIC_PE1_PF	EXIC_PE0_PF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	EXIC_PE15_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
14	rw	EXIC_PE14_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
13	rw	EXIC_PE13_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
12	rw	EXIC_PE12_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	rw	EXIC_PE9_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
8	rw	EXIC_PE8_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	rw	EXIC_PE3_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
2	rw	EXIC_PE2_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
1	rw	EXIC_PE1_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00
0	rw	EXIC_PE0_PF	Refer to the register descriptions of EXIC_PA0_PF. 0 = Normal : No event occurred 1 = Happened : Event happened	0x00

### 1.15.25. EXIC PE Pad input trigger select register

<b>EXIC_PE_TRGS</b>	<b>EXIC PE Pad input trigger select register</b>
Offset Address :	0x84
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_PE15_TRGS[1:0]		EXIC_PE14_TRGS[1:0]		EXIC_PE13_TRGS[1:0]		EXIC_PE12_TRGS[1:0]	
23	22	21	20	19	18	17	16
Reserved		Reserved		EXIC_PE9_TRGS[1:0]		EXIC_PE8_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved		Reserved		Reserved		Reserved	
7	6	5	4	3	2	1	0

EXIC_PE3_TRGS[1:0]		EXIC_PE2_TRGS[1:0]		EXIC_PE1_TRGS[1:0]		EXIC_PE0_TRGS[1:0]	
Bit	Attr	Bit Name	Description			Reset	
31..30	rw	EXIC_PE15_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
29..28	rw	EXIC_PE14_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
27..26	rw	EXIC_PE13_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
25..24	rw	EXIC_PE12_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
23..22	-	Reserved	Reserved			0x00	
21..20	-	Reserved	Reserved			0x00	
19..18	rw	EXIC_PE9_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
17..16	rw	EXIC_PE8_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
15..14	-	Reserved	Reserved			0x00	
13..12	-	Reserved	Reserved			0x00	
11..10	-	Reserved	Reserved			0x00	
9..8	-	Reserved	Reserved			0x00	
7..6	rw	EXIC_PE3_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
5..4	rw	EXIC_PE2_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
3..2	rw	EXIC_PE1_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	
1..0	rw	EXIC_PE0_TRGS	Refer to the register descriptions of EXIC_PA0_TRGS. 0x0 = No : No uPEated flag 0x1 = Level 0x2 = Edge 0x3 = Dual-edge			0x00	

## 1.15.26. EXIC PE AOI Mask register

EXIC_PE_MSK	EXIC PE AOI Mask register
Offset Address :	0x88
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
EXIC_PE15_AM	EXIC_PE14_AM	EXIC_PE13_AM	EXIC_PE12_AM	Reserved	Reserved	EXIC_PE9_AM	EXIC_PE8_AM
23	22	21	20	19	18	17	16
Reserved	Reserved	Reserved	Reserved	EXIC_PE3_AM	EXIC_PE2_AM	EXIC_PE1_AM	EXIC_PE0_AM
15	14	13	12	11	10	9	8
EXIC_PE15_OM	EXIC_PE14_OM	EXIC_PE13_OM	EXIC_PE12_OM	Reserved	Reserved	EXIC_PE9_OM	EXIC_PE8_OM
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	EXIC_PE3_OM	EXIC_PE2_OM	EXIC_PE1_OM	EXIC_PE0_OM

Bit	Attr	Bit Name	Description	Reset
31	rw	EXIC_PE15_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
30	rw	EXIC_PE14_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
29	rw	EXIC_PE13_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
28	rw	EXIC_PE12_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	rw	EXIC_PE9_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
24	rw	EXIC_PE8_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
23	-	Reserved	Reserved	0x00
22	-	Reserved	Reserved	0x00
21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19	rw	EXIC_PE3_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
18	rw	EXIC_PE2_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
17	rw	EXIC_PE1_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
16	rw	EXIC_PE0_AM	Refer to the register descriptions of EXIC_PA0_AM. 0 = Disable (Mask) 1 = Enable	0x00
15	rw	EXIC_PE15_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
14	rw	EXIC_PE14_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
13	rw	EXIC_PE13_OM	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00



12	rw	<b>EXIC_PE12_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>EXIC_PE9_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
8	rw	<b>EXIC_PE8_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>EXIC_PE3_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
2	rw	<b>EXIC_PE2_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
1	rw	<b>EXIC_PE1_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00
0	rw	<b>EXIC_PE0_OM</b>	Refer to the register descriptions of EXIC_PA0_OM. 0 = Disable (Mask) 1 = Enable	0x00

## 1.15.27. EXIC Register Map

EXIC Register Map

Register Number = 26

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	EXIC_STA	Reserved										Reserved										Reserved										EXIC_PA_AF	EXIC_PA_OF
Reset	0x00000000	0										0										0										0	0
0x04	EXIC_INT	Reserved										Reserved										Reserved										EXIC_PA_IEA	EXIC_PB_IEA
Reset	0x00000000	0										0										0										0	0
0x10	EXIC_CR0	Reserved										Reserved										EXIC_NMI_MUX [4:0]										EXIC_NMI_SW	Reserved
Reset	0x00000000	0										0										0										0	0
0x20	EXIC_PA_PF	Reserved										Reserved										EXIC_PA15_PF										EXIC_PA1_PF	EXIC_PA0_PF
Reset	0x00000000	0										0										0										0	0
0x24	EXIC_PA_TRGS	Reserved										EXIC_PA15_TRGS [1:0]										EXIC_PA5_TRGS [1:0]										EXIC_PA1_TRGS [1:0]	EXIC_PA0_TRGS [1:0]
Reset	0x00000000	0										0										0										0	0
0x28	EXIC_PA_MSK	Reserved										EXIC_PA15_AM										EXIC_PA5_OM										EXIC_PA1_AM	EXIC_PA0_AM
Reset	0x00000000	0										0										0										0	0
0x30	EXIC_PB_PF	Reserved										Reserved										EXIC_PB15_PF										EXIC_PB1_PF	EXIC_PB0_PF
Reset	0x00000000	0										0										0										0	0
0x34	EXIC_PB_TRGS	Reserved										EXIC_PB15_TRGS [1:0]										EXIC_PB5_TRGS [1:0]										EXIC_PB1_TRGS [1:0]	EXIC_PB0_TRGS [1:0]
Reset	0x00000000	0										0										0										0	0

MG32F02N Register Definitions (2025\_0401) Page-251

MG32F02N Register Definitions (2025\_0401) Page-252

## 1.16. I2C0 Control Registers

<b>I2C0 Control</b>	<b>(I2C0) I2C Control Module-0</b>
Base Address :	<b>0x51000000</b>

## 1.16.1. I2C0 status register

I2C0_STA	I2C0 status register		
Offset Address :	0x00	Reset Value :	0x00000080

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
I2C0_BERRF	I2C0_ALOSF	I2C0_NACKF	I2C0_TOVRF	I2C0_ROVRF	I2C0_TXRF	I2C0_STPSTRF	I2C0_TSCF
15	14	13	12	11	10	9	8
I2C0_RWF	I2C0_MSTF	I2C0_SLAF	I2C0_SADRF	I2C0_ERRCF	I2C0_CNTF	I2C0_STOPF	I2C0_RSTRF
7	6	5	4	3	2	1	0
I2C0_TXF	I2C0_RXF	I2C0_WUPF	I2C0_TMOUTF	I2C0_ERRF	I2C0_BUFF	I2C0_EVENTF	I2C0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	I2C0_BERRF	I2C bus error flag for invalid Stop/Start state. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	I2C0_ALOSF	I2C bus arbitration lost error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	I2C0_NACKF	I2C Not Acknowledge received error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	I2C0_TOVRF	I2C data buffer transmit underrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is underrun, this bit is set and interrupt is generated if I2C0_ERR_IE is enabled. Also, the I2C0_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	I2C0_ROVRF	I2C data buffer receive overrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is overrun, this bit is set and interrupt is generated if I2C0_ERR_IE is enabled. Also, the I2C0_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	I2C0_TXRF	I2C transmit data register remained status. (set and clear by hardware) When occurs bus NACK error and I2C0_NACKF is asserted, this bit is used to check the data register content whether has remain data. The I2C master will STOP and firmware can calculate the corrected total transfer count by I2C0_ACNT. It is cleared in slave address matched state and updated after last byte NACK state. 0 = No data 1 = Remained data	0x00
17	rw	I2C0_STPSTRF	I2C Stop or Start detection flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
16	rw	I2C0_TSCF	I2C shadow buffer transfer complete flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	I2C0_RWF	I2C read or write transfer direction status. It always update at slave address read/write state. 0 = Write 1 = Read	0x00
14	r	I2C0_MSTF	I2C master mode detection status. It set by Start command and clear by Stop state.	0x00
13	r	I2C0_SLAF	I2C slave mode detection status. It set by Slave address matched condition and clear by Start/Stop conditions.	0x00
12	rw	I2C0_SADRF	I2C slave mode slave address matched flag. This flag is also asserted for master mode if transmit mode slave address unmatched or received mode slave address asserted. When wakeup from STOP mode by detection matched slave address, user needs to clear this bit to disable the clock stretching and releases clock signal for external master. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	I2C0_ERRCF	I2C master mode NACK error flag and state control bit. (set by hardware and clear by software writing 1 or hardware auto clear during START/STOP state) This bit is asserted if occurs NACK during slave-address cycle or data cycle of receive access. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	I2C0_CNTF	I2C buffer count I2C0_BUF_CNT empty status. (set by hardware and clear by software writing 1 or I2C0_BUF_CNT written) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	I2C0_STOPF	I2C stop detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	I2C0_RSTRF	I2C repeat start asserted flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	I2C0_TXF	I2C Transmit data register empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C_DAT is written or this flag set to 1 by software. The flag is set after I2C reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
6	rw	I2C0_RXF	I2C Receive data register not empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C0_DAT is read or this flag set to 1 by software. But it does not be cleared when I2C0_DAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	I2C0_WUPF	I2C wakeup from STOP mode flag. When hardware detect that the slave address is matched to I2C0_SADR (I2C0_SADR_EN=1) during STOP mode, this flag is asserted.(set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	I2C0_TMOUTF	I2C time-out detect flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	I2C0_ERRF	I2C error interrupt flag for invalid no ack, bus arbitration lost bus error or data overrun error. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	I2C0_BUFF	I2C buffer mode event flag. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	I2C0_EVENTF	I2C status event interrupt Flag. For Byte mode, this bit must be cleared and hardware can process to next state (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	r	I2C0_BUSYF	I2C busy flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.16.2. I2C0 interrupt enable register

<b>I2C0_INT</b>	<b>I2C0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C0_SDAF	I2C0_SCLF	Reserved					Reserved
23	22	21	20	19	18	17	16
Reserved						I2C0_STPSTR_IE	Reserved
15	14	13	12	11	10	9	8
Reserved						Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	I2C0_WUP_IE	I2C0_TMOUT_IE	I2C0_ERR_IE	I2C0_BUF_IE	I2C0_EVENT_IE	I2C0 IEA

Bit	Attr	Bit Name	Description	Reset
31	r	I2C0_SDAF	I2C SDA line status bit.	0x00
30	r	I2C0_SCLF	I2C SCL line status bit.	0x00
29..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..18	-	Reserved	Reserved	0x00
17	rw	I2C0_STPSTR_IE	I2C Stop or Start detection interrupt enable. 0 = Disable 1 = Enable	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	rw	I2C0_WUP_IE	I2C wakeup from STOP mode interrupt enable on slave address matched. 0 = Disable 1 = Enable	0x00
4	rw	I2C0_TMOUT_IE	I2C timeout error interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	I2C0_ERR_IE	I2C no ack error, bus arbitration lost, bus error or data overrun	0x00

			interrupt enable. 0 = Disable 1 = Enable	
2	rw	<b>I2C0_BUF_IE</b>	I2C buffer mode event Interrupt enable. When enables, it will generate the interrupt if the flag of I2C0_RXF, I2C0_TXF, I2C0_RSTRF, I2C0_STOPF or I2C0_SADRF is set. 0 = Disable 1 = Enable	0x00
1	rw	<b>I2C0_EVENT_IE</b>	I2C status event interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>I2C0_IEA</b>	I2C interrupt all enable. When disables, the I2C0 global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.16.3. I2C0 clock source register

<b>I2C0_CLK</b>	<b>I2C0 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			<b>I2C0_TMO_CKS</b>	<b>I2C0_CK_PSC[3:0]</b>			
7	6	5	4	3	2	1	0
Reserved	<b>I2C0_CK_DIV[2:0]</b>			<b>I2C0_CK_SEL[1:0]</b>		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12	rw	<b>I2C0_TMO_CKS</b>	I2C timeout clock source select. 0 = CK_UT 1 = DIV64 (CK_I2C0_PSC divided by 64)	0x00
11..8	rw	<b>I2C0_CK_PSC</b>	I2C internal clock CK_I2C0_INT prescaler. The value range 1~15 is indicated divider 2~16.	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	<b>I2C0_CK_DIV</b>	I2C internal clock CK_I2C0_INT input divider. $[CK\_I2C0\_INT \text{ frequency} = (I2C0\_CK\_PSC+1) * 2^{(I2C0\_CK\_DIV)}]$ 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x00
3..2	rw	<b>I2C0_CK_SEL</b>	I2C internal clock CK_I2C0 source select. 0x0 = PROC : CK_I2C0_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.16.4. I2C0 slave mode slave address code register

<b>I2C0_SAC</b>	<b>I2C0 slave mode slave address code register</b>
-----------------	--



Offset Address : 0x0C

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C0_SA_CODE[6:0]							I2C0_SA_RW

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	r	I2C0_SA_CODE	I2C slave mode grabbed slave address code. When slave mode, I2C controller will grab the slave address code always.	0x00
0	r	I2C0_SA_RW	I2C slave mode grabbed read/write bit.	0x00

### 1.16.5. I2C0 control register 0

I2C0\_CR0

I2C0 control register 0

Offset Address : 0x10

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
I2C0_DMA_TXEN	I2C0_DMA_RXEN	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C0_PDRV_SEL[1:0]		Reserved	I2C0_SCLS_DIS	I2C0_SFBD_EN	Reserved	Reserved	
7	6	5	4	3	2	1	0
I2C0_GC_EN	I2C0_BUF_EN	I2C0_MDS[1:0]		I2C0_NACK_EN	I2C0_SADR2_EN	I2C0_SADR_EN	I2C0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	I2C0_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	I2C0_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	rw	I2C0_PDRV_SEL	I2C pre-drive time select for both SCL and SDA by CK_I2C0 clock time. 0x0 = 0T (disable pre-drive) 0x1 = 1T 0x2 = 2T 0x3 = 3T	0x00
13	-	Reserved	Reserved	0x00
12	rw	I2C0_SCLS_DIS	I2C slave mode clock SCL stretching low control disable. This bit is only using for buffer mode. 0 = Enable 1 = Disable	0x00
11	rw	I2C0_SFBD_EN	I2C SDA first bit drive high enable when data transmitted. This bit is no effect and disabled when I2C0_PDRV_SEL=0. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00

9..8	-	Reserved	Reserved	0x00
7	rw	I2C0_GC_EN	I2C general call address 0x00 recognized enable bit. 0 = Disable 1 = Enable	0x00
6	rw	I2C0_BUF_EN	I2C data buffer enable bit. When enables, the I2C is operation in Buffer mode and a shadow buffer is using for data flow control. The I2C0_RXF and I2C0_TXF register flags will use to indicate the data register receiving not-empty and transmission empty. When disables, the I2C is operation in Byte mode by event code control. 0 = Disable 1 = Enable	0x00
5..4	rw	I2C0_MDS	I2C operation mode select. The monitor mode is only support for Buffer mode. 0x0 = I2C : Single/Multi-Master/ Slave mode 0x1 = Monitor : Monitor-Slave mode 0x2 = Reserved 0x3 = Reserved	0x00
3	rw	I2C0_NACK_EN	I2C master transmit ignore receiving NACK enable for Buffer mode. When enables, the I2C will continuously transmit next data when receive a NACK bit for master transmission mode. 0 = Disable 1 = Enable	0x00
2	rw	I2C0_SADR2_EN	I2C slave mode 2nd slave address detect enable. When enables, the I2C slave address I2C0_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
1	rw	I2C0_SADR_EN	I2C slave mode main slave address detect enable. When enables, the I2C slave address I2C0_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
0	rw	I2C0_EN	I2C function enable bit. When disables, the I2C0_SCL and I2C0_SDA pin state are switched to data port state. 0 = Disable 1 = Enable	0x00

### 1.16.6. I2C0 control register 1

<b>I2C0_CR1</b>	<b>I2C0 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000504

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				I2C0_HT[4:0]			
7	6	5	4	3	2	1	0
Reserved				I2C0_LT[4:0]			

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12..8	rw	I2C0_HT	I2C SCL high cycle time by CK_I2C0_INT clock time. It write setting value for master mode. (SCL High time = START hold time = STOP setup time)	0x05
7..5	-	Reserved	Reserved	0x00
4..0	rw	I2C0_LT	I2C SCL low cycle time by CK_I2C0_INT clock time. It write	0x04

			setting value for master mode. (SCL Low time = START setup time = Bus free time between STOP and START)	
--	--	--	---	--

## 1.16.7. I2C0 control register 2

<b>I2C0_CR2</b>	<b>I2C0 control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved					I2C0_PAA	I2C0_PSTO	I2C0_PSTA
23	22	21	20	19	18	17	16
Reserved					I2C0_ACNT[2:0]		
15	14	13	12	11	10	9	8
Reserved					I2C0_BUF_CNT[2:0]		
7	6	5	4	3	2	1	0
Reserved	I2C0_AA_LCK	I2C0_STO_LCK	I2C0_STA_LCK	I2C0_CMD_TC	I2C0_AA	I2C0_STO	I2C0_STA

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	rw	I2C0_PAA	I2C preload bit for Acknowledge enable bit.	0x00
25	rw	I2C0_PSTO	I2C preload bit for STOP enable bit.	0x00
24	rw	I2C0_PSTA	I2C preload bit for START enable bit.	0x00
23..19	-	Reserved	Reserved	0x00
18..16	r	I2C0_ACNT	I2C transmitted or received data actual byte count value. When transmitted or received data complete by last data transfer or error conditions, the actual transmitted or received data byte number is recorded in this register. The count value is not calculated and included the NACK error byte. For other conditions, this register value is no meaning. 0x0 = 0-byte 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00
15..11	-	Reserved	Reserved	0x00
10..8	rw	I2C0_BUF_CNT	I2C transmitted or received data byte count threshold. When transmitted or received data arrives at the threshold and the interrupt enable bit of I2C0_BUFF_IE is enabled, the interrupt is generated. When writes this register, hardware will auto clear the I2C0_CNTRF. 0x0 = Reserved 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00
7	-	Reserved	Reserved	0x00
6	rw	I2C0_AA_LCK	I2C0_AA and I2C0_PAA bits write access protected control. When selects locked, disables the register bit write access. I2C0_AA and I2C0_PAA are written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00
5	rw	I2C0_STO_LCK	I2C0_STO and I2C0_PSTO bits write access protected control. When selects locked, disables the register bit write access. I2C0_STO and I2C0_PSTO are written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00
4	rw	I2C0_STA_LCK	I2C0_STA and I2C0_PSTA bits write access protected control. When selects locked, disables the register bit write access.	0x00

			I2C0_STA and I2C0_PSTA are written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	
3	rw	<b>I2C0_CMD_TC</b>	I2C command preload enable control bit. When enables, it will write hold until I2C0_TCF set for I2C0_STA, I2C0_STO, I2C0_AA register bits. When disables, write these command bits that will directly execute the setting command. This bit is no effect if I2C0_BUF_EN=0. 0 = Disable 1 = Enable	0x00
2	rw	<b>I2C0_AA</b>	I2C assert Acknowledge enable bit. If the AA bit is set to '1', an ACK will be returned during the ACK clock pulse on the SCL line when: 1) The own slave address has been received. 2) A data byte has been received while I2C is in the master/receiver mode. 3) A data byte has been received while I2C is in the addressed slave/receiver mode. If the AA flag is reset to '0', a NACK will be returned during the ACK clock pulse on SCL when: 1) A data has been received while I2C is in the master/receiver mode. 2) A data byte has been received while I2C is in the addressed slave/receiver mode.	0x00
1	rw	<b>I2C0_STO</b>	I2C STOP enable bit. When the STO bit is set while I2C is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the I2C hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the I2C hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if I2C is in a master mode (in a slave mode, I2C generates an internal STOP condition which is not transmitted), and then transmits a START condition.	0x00
0	rw	<b>I2C0_STA</b>	I2C START enable bit. When the STA bit is set to enter a master mode, the I2C hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then I2C waits for a STOP condition and generates a START condition after a delay. If STA is set while I2C is already in a master mode and one or more bytes are transmitted or received, I2C transmits a repeated START condition. STA may be set at any time. STA may also be set when I2C is an addressed slave. When the STA bit is reset, no START condition or repeated START condition will be generated.	0x00

### 1.16.8. I2C0 slave address detect register

<b>I2C0_SADR</b>		<b>I2C0 slave address detect register</b>					
Offset Address :		<b>0x1C</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

I2C0_SADR2[6:0]							Reserved
7	6	5	4	3	2	1	0
I2C0_SADR[6:0]							Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	rw	I2C0_SADR2	I2C slave mode 2nd slave address detection request address value.	0x00
8	-	Reserved	Reserved	0x00
7..1	rw	I2C0_SADR	I2C slave mode main slave address detection request address value.	0x00
0	-	Reserved	Reserved	0x00

### 1.16.9. I2C0 timeout control register

<b>I2C0_TMOUT</b>	<b>I2C0 timeout control register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C0_TMO_CNT[7:0]							
7	6	5	4	3	2	1	0
Reserved				I2C0_TMO_MDS[1:0]		I2C0_TMO_CTL	I2C0_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	rw	I2C0_TMO_CNT	I2C timeout setting value.	0x00
7..4	-	Reserved	Reserved	0x00
3..2	rw	I2C0_TMO_MDS	I2C timeout detection mode select. When set value to 0x2, the timeout detection timer is able to use as a universal counter. 0x0 = SCL-low (SCL low timeout) 0x1 = SCL-SDA-high (both SCL and SDA high timeout for bus idle condition) 0x2 = General (general counter)	0x00
1	rw	I2C0_TMO_CTL	I2C timeout event happened I2C reset control enable bit. When enables, the I2C is reset and I2C0_EN is set to 0 if timeout is happened. 0 = Disable 1 = Enable	0x00
0	rw	I2C0_TMO_EN	I2C timeout detect enable. 0 = Disable 1 = Enable	0x00

### 1.16.10. I2C0 status register 2

<b>I2C0_STA2</b>	<b>I2C0 status register 2</b>
Offset Address :	0x28
Reset Value :	0x000000F8

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							I2C0_EVENTF2
7	6	5	4	3	2	1	0
I2C0_EVENT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	I2C0_EVENTF2	I2C status event interrupt Flag. This bit same as I2C_EVENTF (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..0	r	I2C0_EVENT	I2C0 status event code	0xF8

### 1.16.11. I2C0 data shift buffer register

I2C0_SBUF	I2C0 data shift buffer register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C0_SBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	I2C0_SBUF	I2C data shift buffer register. Notify that read this register will get I2C0_DAT content in I2C Byte mode.	0x00

### 1.16.12. I2C0 data register

I2C0_DAT	I2C0 data register
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C0_DAT[31:24]							
23	22	21	20	19	18	17	16
I2C0_DAT[23:16]							
15	14	13	12	11	10	9	8
I2C0_DAT[15:8]							
7	6	5	4	3	2	1	0
I2C0_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	I2C0_DAT	I2C data byte register. When buffer mode is enabled, read this register will clear the I2C0_RXF and write this register will clear I2C0_TXF.	0x00000000

### 1.16.13. I2C0 slave address detect register

I2C0_MASK	I2C0 slave address detect register
Offset Address :	0x34
Reset Value :	0x000000FE

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

Reserved							
7	6	5	4	3	2	1	0
I2C0_SA_MSK[6:0]							Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	rw	I2C0_SA_MSK	I2C slave address I2C0_SADR mask register. Zero bit in this result is considered as 'don't care'. The mask register is no effect on I2C0_SADR2 register setting.	0x7F
0	-	Reserved	Reserved	0x00

## 1.16.14. I2C0 Register Map

I2C0 Register Map

Register Number = 13

0	I2C0_BUSYF	0	I2C0_IEA	0	Reserved	0	I2C0_SA_RW	0	I2C0_EN	0	I2C0_LT[4:0]	0	I2C0_STA	0	Reserved
1	I2C0_EVENTF	0	I2C0_EVENT_IE	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_SADR_EN	0	I2C0_LT[4:0]	0	I2C0_STA	0	Reserved
2	I2C0_BUF	0	I2C0_BUF_IE	0	I2C0_CK_SEL [1:0]	0	I2C0_SA_CODE [6:0]	0	I2C0_SADR2_EN	0	I2C0_LT[4:0]	1	I2C0_STO	0	I2C0_CMD_AA
3	I2C0_ERRF	0	I2C0_ERR_IE	0	I2C0_CK_DIV [2:0]	0	I2C0_SA_CODE [6:0]	0	I2C0_NACK_EN	0	I2C0_LT[4:0]	0	I2C0_CMD_TC	0	I2C0_STA_LCK
4	I2C0_TMOUTF	0	I2C0_TMOUT_IE	0	I2C0_CK_DIV [2:0]	0	I2C0_SA_CODE [6:0]	0	I2C0_MDS[1:0]	0	Reserved	0	I2C0_STO_LCK	0	I2C0_SADR[6:0]
5	I2C0_WUPF	0	I2C0_WUP_IE	0	I2C0_CK_DIV [2:0]	0	I2C0_SA_CODE [6:0]	0	I2C0_GC_EN	0	Reserved	0	I2C0_AA_LCK	0	I2C0_SADR[6:0]
6	I2C0_RXF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_BUF_EN	0	Reserved	0	I2C0_AA_LCK	0	I2C0_SADR[6:0]
7	I2C0_TXF	1	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_GC_EN	0	Reserved	0	Reserved	0	I2C0_SADR[6:0]
8	I2C0_RSTRF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_GC_EN	0	Reserved	1	Reserved	0	I2C0_SADR[6:0]
9	I2C0_STOPF	0	Reserved	0	I2C0_CK_PSC [3:0]	0	I2C0_SA_CODE [6:0]	0	Reserved	0	I2C0_HT[4:0]	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
10	I2C0_CNTRF	0	Reserved	0	I2C0_CK_PSC [3:0]	0	I2C0_SA_CODE [6:0]	0	Reserved	0	I2C0_HT[4:0]	1	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
11	I2C0_ERRCF	0	Reserved	0	I2C0_CK_PSC [3:0]	0	I2C0_SA_CODE [6:0]	0	I2C0_SFBD_EN	0	I2C0_HT[4:0]	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
12	I2C0_SADRF	0	Reserved	0	I2C0_TMO_CKS	0	I2C0_SA_CODE [6:0]	0	I2C0_SCL_S_DIS	0	I2C0_HT[4:0]	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
13	I2C0_SLAF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
14	I2C0_MSTF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_PDRV_SEL [1:0]	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
15	I2C0_RWF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_PDRV_SEL [1:0]	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
16	I2C0_TSCF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_PDRV_SEL [1:0]	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
17	I2C0_STPSTRF	0	I2C0_STPSTR_IE	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_PDRV_SEL [1:0]	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
18	I2C0_TXRF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
19	I2C0_ROVRF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
20	I2C0_TOVRF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
21	I2C0_NACKF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
22	I2C0_ALOSF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
23	I2C0_BERRF	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
24	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
25	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
26	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
27	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
28	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
29	Reserved	0	Reserved	0	Reserved	0	I2C0_SA_CODE [6:0]	0	Reserved	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
30	Reserved	0	I2C0_SCLF	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_DMA_RXEN	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
31	Reserved	0	I2C0_SDAF	0	Reserved	0	I2C0_SA_CODE [6:0]	0	I2C0_DMA_TXEN	0	Reserved	0	I2C0_BUF_CNT [2:0]	0	I2C0_SADR[6:0]
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x1C	Reset	0x00000080	0x00000000	0x00000000	0x00000000	0x00000000
0x00	I2C0_STA	I2C0_INT	I2C0_CLK	I2C0_SAC	I2C0_CR0	I2C0_CR1	I2C0_CR2	I2C0_SADR	Reset	0x00000000	0x00000080	0x00000000	0x00000000	0x00000000	0x00000000



MG32F02N Register Definitions (2025\_0401)

## 1.17. I2C1 Control Registers

<b>I2C1 Control</b>	<b>(I2C1) I2C Control Module-1</b>
Base Address :	<b>0x51010000</b>

## 1.17.1. I2C1 status register

I2C1_STA	I2C1 status register		
Offset Address :	0x00	Reset Value :	0x00000080

31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
I2C1_BERRF	I2C1_ALOSF	I2C1_NACKF	I2C1_TOVRF	I2C1_ROVRF	I2C1_TXRF	I2C1_STPSTRF	I2C1_TSCF
15	14	13	12	11	10	9	8
I2C1_RWF	I2C1_MSTF	I2C1_SLAF	I2C1_SADRF	I2C1_ERRCF	I2C1_CNTF	I2C1_STOPF	I2C1_RSTRF
7	6	5	4	3	2	1	0
I2C1_TXF	I2C1_RXF	I2C1_WUPF	I2C1_TMOUTF	I2C1_ERRF	I2C1_BUFF	I2C1_EVENTF	I2C1_BUSYF

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	I2C1_BERRF	I2C bus error flag for invalid Stop/Start state. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	I2C1_ALOSF	I2C bus arbitration lost error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	I2C1_NACKF	I2C Not Acknowledge received error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	I2C1_TOVRF	I2C data buffer transmit underrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is underrun, this bit is set and interrupt is generated if I2C1_ERR_IE is enabled. Also, the I2C1_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	I2C1_ROVRF	I2C data buffer receive overrun error flag. Under the conditions, slave mode enables data buffer mode and clock stretching is disabled. When the data buffer is overrun, this bit is set and interrupt is generated if I2C1_ERR_IE is enabled. Also, the I2C1_ERRF is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	I2C1_TXRF	I2C transmit data register remained status. (set and clear by hardware) When occurs bus NACK error and I2C1_NACKF is asserted, this bit is used to check the data register content whether has remain data. The I2C master will STOP and firmware can calculate the corrected total transfer count by I2C1_ACNT. It is cleared in slave address matched state and updated after last byte NACK state. 0 = No data 1 = Remained data	0x00
17	rw	I2C1_STPSTRF	I2C Stop or Start detection flag. (set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
16	rw	I2C1_TSCF	I2C shadow buffer transfer complete flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	I2C1_RWF	I2C read or write transfer direction status. It always update at slave address r/w state. 0 = Write 1 = Read	0x00
14	r	I2C1_MSTF	I2C master mode detection status. It set by Start command and clear by Stop state.	0x00
13	r	I2C1_SLAF	I2C slave mode detection status. It set by Slave address matched condition and clear by Start/Stop conditions.	0x00
12	rw	I2C1_SADRF	I2C slave mode slave address matched flag. This flag is also asserted for master mode if transmit mode slave address unmatched or received mode slave address asserted. When wakeup from STOP mode by detection matched slave address, user needs to clear this bit to disable the clock stretching and releases clock signal for external master. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	I2C1_ERRCF	I2C master mode NACK error flag and state control bit. (set by hardware and clear by software writing 1 or hardware auto clear during START/STOP state) This bit is asserted if occurs NACK during slave-address cycle or data cycle of receive access. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	I2C1_CNTF	I2C buffer count I2C1_BUF_CNT empty status. (set by hardware and clear by software writing 1 or I2C1_BUF_CNT written) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	I2C1_STOPF	I2C stop detection flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	I2C1_RSTRF	I2C repeat start asserted flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	I2C1_TXF	I2C Transmit data register empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C1_DAT is written or this flag set to 1 by software. The flag is set after I2C reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x01
6	rw	I2C1_RXF	I2C Receive data register not empty. (set by hardware and clear by hardware or software writing 1) This bit is cleared when I2C1_DAT is read or this flag set to 1 by software. But it does not be cleared when I2C1_DAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	I2C1_WUPF	I2C wakeup from STOP mode flag. When hardware detect that the slave address is matched to I2C1_SADR (I2C1_SADR_EN=1) during STOP mode, this flag is asserted.(set by hardware and clear by software writing 1)	0x00

			0 = Normal (No event occurred) 1 = Happened (Event happened)	
4	rw	<b>I2C1_TMOUTF</b>	I2C time-out detect flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>I2C1_ERRF</b>	I2C error interrupt flag for invalid no ack, bus arbitration lost bus error or data overrun error. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>I2C1_BUFF</b>	I2C buffer mode event flag. (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>I2C1_EVENTF</b>	I2C status event interrupt Flag. For Byte mode, this bit must be cleared and hardware can process to next state (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	r	<b>I2C1_BUSYF</b>	I2C busy flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.17.2. I2C1 interrupt enable register

<b>I2C1_INT</b>	<b>I2C1 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>I2C1_SDAF</b>	<b>I2C1_SCLF</b>	<b>Reserved</b>					<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>Reserved</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>						<b>Reserved</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>Reserved</b>	<b>I2C1_WUP_IE</b>	<b>I2C1_TMOUT_IE</b>	<b>I2C1_ERR_IE</b>	<b>I2C1_BUF_IE</b>	<b>I2C1_EVENT_IE</b>	<b>I2C1 IEA</b>

Bit	Attr	Bit Name	Description	Reset
31	r	<b>I2C1_SDAF</b>	I2C SDA line status bit.	0x00
30	r	<b>I2C1_SCLF</b>	I2C SCL line status bit.	0x00
29..25	-	<b>Reserved</b>	Reserved	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	-	<b>Reserved</b>	Reserved	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>I2C1_WUP_IE</b>	I2C wakeup from STOP mode interrupt enable on slave address matched. 0 = Disable 1 = Enable	0x00
4	rw	<b>I2C1_TMOUT_IE</b>	I2C timeout error interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>I2C1_ERR_IE</b>	I2C no ack error, bus arbitration lost, bus error or data overrun interrupt enable. 0 = Disable	0x00

			1 = Enable	
2	rw	<b>I2C1_BUF_IE</b>	I2C buffer mode event Interrupt enable. When enables, it will generate the interrupt if the flag of I2C1_RXF, I2C1_TXF, I2C1_RSTRF, I2C1_STOPF or I2C1_SADRF is set. 0 = Disable 1 = Enable	0x00
1	rw	<b>I2C1_EVENT_IE</b>	I2C status event interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>I2C1_IEA</b>	I2C interrupt all enable. When disables, the I2C1 global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.17.3. I2C1 clock source register

<b>I2C1_CLK</b>	<b>I2C1 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				<b>I2C1_TMO_CKS</b>			
7	6	5	4	3	2	1	0
Reserved		<b>I2C1_CK_DIV[2:0]</b>		<b>I2C1_CK_SEL[1:0]</b>		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12	rw	<b>I2C1_TMO_CKS</b>	I2C timeout clock source select. 0 = CK_UT 1 = DIV64 (CK_I2C1_PSC divided by 64)	0x00
11..8	rw	<b>I2C1_CK_PSC</b>	I2C internal clock CK_I2C0_INT prescaler. The value range 1~15 is indicated divider 2~16.	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	<b>I2C1_CK_DIV</b>	I2C internal clock CK_I2C1_INT input divider. [CK_I2C1_INT frequency = (I2C1_CK_PSC+1) * 2 <sup>^(I2C1_CK_DIV)</sup> ] 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x00
3..2	rw	<b>I2C1_CK_SEL</b>	I2C internal clock CK_I2C1 source select. 0x0 = PROC : CK_I2C1_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.17.4. I2C1 slave mode slave address code register

<b>I2C1_SAC</b>	<b>I2C1 slave mode slave address code register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C1_SA_CODE[6:0]							I2C1_SA_RW

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	r	I2C1_SA_CODE	I2C slave mode grabbed slave address code. When slave mode, I2C controller will grab the slave address code always.	0x00
0	r	I2C1_SA_RW	I2C slave mode grabbed read/write bit.	0x00

### 1.17.5. I2C1 control register 0

<b>I2C1_CR0</b>	<b>I2C1 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C1_DMA_TXEN	I2C1_DMA_RXEN	Reserved					
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C1_PDRV_SEL[1:0]		Reserved	I2C1_SCLS_DIS	I2C1_SFBD_EN	Reserved	Reserved	
7	6	5	4	3	2	1	0
I2C1_GC_EN	I2C1_BUF_EN	I2C1_MDS[1:0]		I2C1_NACK_EN	I2C1_SADR2_EN	I2C1_SADR_EN	I2C1_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	I2C1_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	I2C1_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	rw	I2C1_PDRV_SEL	I2C pre-drive time select for both SCL and SDA by CK_I2C1 clock time. 0x0 = 0T (disable pre-drive) 0x1 = 1T 0x2 = 2T 0x3 = 3T	0x00
13	-	Reserved	Reserved	0x00
12	rw	I2C1_SCLS_DIS	I2C slave mode clock SCL stretching low control disable. This bit is only using for buffer mode. 0 = Enable 1 = Disable	0x00
11	rw	I2C1_SFBD_EN	I2C SDA first bit drive high enable when data transmitted. This bit is no effect and disabled when I2C0_PDRV_SEL=0. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	I2C1_GC_EN	I2C general call address 0x00 recognized enable bit.	0x00

			0 = Disable 1 = Enable	
6	rw	I2C1_BUF_EN	I2C data buffer enable bit. When enables, the I2C is operation in Buffer mode and a shadow buffer is using for data flow control. The I2C1_RXF and I2C1_TXF register flags will use to indicate the data register receiving not-empty and transmission empty. When disables, the I2C is operation in Byte mode by event code control. 0 = Disable 1 = Enable	0x00
5..4	rw	I2C1_MDS	I2C operation mode select. The monitor mode is only support for Buffer mode. 0x0 = I2C : Single/Multi-Master/ Slave mode 0x1 = Monitor : Monitor-Slave mode 0x2 = Reserved 0x3 = Reserved	0x00
3	rw	I2C1_NACK_EN	I2C master transmit ignore receiving NACK enable for Buffer mode. When enables, the I2C will continuously transmit next data when receive a NACK bit for master transmission mode. 0 = Disable 1 = Enable	0x00
2	rw	I2C1_SADR2_EN	I2C slave mode 2nd slave address detect enable. When enables, the I2C slave address I2C_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
1	rw	I2C1_SADR_EN	I2C slave mode main slave address detect enable. When enables, the I2C slave address I2C_SADR is not allowed to be updated. 0 = Disable 1 = Enable	0x00
0	rw	I2C1_EN	I2C function enable bit. When disables, the I2C1_SCL and I2C1_SDA pin state are switched to data port state. 0 = Disable 1 = Enable	0x00

### 1.17.6. I2C1 control register 1

<b>I2C1_CR1</b>	<b>I2C1 control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000504

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			I2C1_HT[4:0]				
7	6	5	4	3	2	1	0
Reserved			I2C1_LT[4:0]				

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12..8	rw	I2C1_HT	I2C SCL high cycle time by CK_I2C1_INT clock time. It write setting value for master mode. (SCL High time = START hold time = STOP setup time)	0x05
7..5	-	Reserved	Reserved	0x00
4..0	rw	I2C1_LT	I2C SCL low cycle time by CK_I2C1_INT clock time. It write setting value for master mode. (SCL Low time = START setup time = Bus free time between STOP and START)	0x04

## 1.17.7. I2C1 control register 2

I2C1_CR2	I2C1 control register 2
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved					I2C1_PAA	I2C1_PSTO	I2C1_PSTA
23	22	21	20	19	18	17	16
Reserved					I2C1_ACNT[2:0]		
15	14	13	12	11	10	9	8
Reserved					I2C1_BUF_CNT[2:0]		
7	6	5	4	3	2	1	0
Reserved	I2C1_AA_LCK	I2C1_STO_LCK	I2C1_STA_LCK	I2C1_CMD_TC	I2C1_AA	I2C1_STO	I2C1_STA

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	rw	I2C1_PAA	I2C preload bit for Acknowledge enable bit.	0x00
25	rw	I2C1_PSTO	I2C preload bit for STOP enable bit.	0x00
24	rw	I2C1_PSTA	I2C preload bit for START enable bit.	0x00
23..19	-	Reserved	Reserved	0x00
18..16	r	I2C1_ACNT	I2C transmitted or received data actual byte count value. When transmitted or received data complete by last data transfer or error conditions, the actual transmitted or received data byte number is recorded in this register. The count value is not calculated and included the NACK error byte. For other conditions, this register value is no meaning. 0x0 = 0-byte 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00
15..11	-	Reserved	Reserved	0x00
10..8	rw	I2C1_BUF_CNT	I2C transmitted or received data byte count threshold. When transmitted or received data arrives at the threshold and the interrupt enable bit of I2C1_BUFF_IE is enabled, the interrupt is generated. When writes this register, hardware will auto clear the I2C1_CNTRF. 0x0 = Reserved 0x1 = 1-byte 0x2 = 2-byte 0x3 = 3-byte 0x4 = 4-byte	0x00
7	-	Reserved	Reserved	0x00
6	rw	I2C1_AA_LCK	I2C1_AA and I2C1_PAA bits write access protected control. When selects locked, disables the register bit write access. I2C0_AA and I2C0_PAA are written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00
5	rw	I2C1_STO_LCK	I2C1_STO and I2C1_PSTO bits write access protected control. When selects locked, disables the register bit write access. I2C1_STO and I2C1_PSTO are written effectively only by written 1 to this bit simultaneously. 0 = Locked 1 = un-Locked	0x00
4	rw	I2C1_STA_LCK	I2C1_STA and I2C1_PSTA bits write access protected control. When selects locked, disables the register bit write access. I2C1_STA and I2C1_PSTA are written effectively only by written 1 to this bit simultaneously.	0x00



			0 = Locked 1 = un-Locked	
3	rw	I2C1_CMD_TC	I2C command preload enable control bit. When enables, it will write hold until I2C1_TCF set for I2C1_STA, I2C1_STO, I2C1_AA register bits. When disables, write these command bits that will directly execute the setting command. This bit is no effect if I2C0_BUF_EN=0. 0 = Disable 1 = Enable	0x00
2	rw	I2C1_AA	I2C assert Acknowledge enable bit. If the AA flag is set to '1', an ACK will be returned during the ACK clock pulse on the SCL line when: 1) The own slave address has been received. 2) A data byte has been received while I2C is in the master/receiver mode. 3) A data byte has been received while I2C is in the addressed slave/receiver mode. If the AA flag is reset to '0', a NACK will be returned during the ACK clock pulse on SCL when: 1) A data has been received while I2C is in the master/receiver mode. 2) A data byte has been received while I2C is in the addressed slave/receiver mode.	0x00
1	rw	I2C1_STO	I2C STOP enable bit. When the STO bit is set while I2C is in a master mode, a STOP condition is transmitted to the serial bus. When the STOP condition is detected on the bus, the I2C hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the bus. However, the I2C hardware behaves as if a STOP condition has been received and switches to the defined not addressed slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the bus if I2C is in a master mode (in a slave mode, I2C generates an internal STOP condition which is not transmitted), and then transmits a START condition.	0x00
0	rw	I2C1_STA	I2C START enable bit. When the STA bit is set to enter a master mode, the I2C hardware checks the status of the serial bus and generates a START condition if the bus is free. If the bus is not free, then I2C waits for a STOP condition and generates a START condition after a delay. If STA is set while I2C is already in a master mode and one or more bytes are transmitted or received, I2C transmits a repeated START condition. STA may be set at any time. STA may also be set when I2C is an addressed slave. When the STA bit is reset, no START condition or repeated START condition will be generated.	0x00

### 1.17.8. I2C1 slave address detect register

I2C1_SADR							
I2C1 slave address detect register							
Offset Address :				Reset Value :			
0x1C				0x00000000			
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
I2C1_SADR2[6:0]							Reserved
7	6	5	4	3	2	1	0

<b>I2C1_SADR[6:0]</b>	<b>Reserved</b>
-----------------------	-----------------

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..9	rw	<b>I2C1_SADR2</b>	I2C slave mode 2nd slave address detection request address value.	0x00
8	-	<b>Reserved</b>	Reserved	0x00
7..1	rw	<b>I2C1_SADR</b>	I2C slave mode main slave address detection request address value.	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.17.9. I2C1 timeout control register

I2C1_TMOU	I2C1 timeout control register		
Offset Address :	0x20	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>I2C1_TMO_CNT[7:0]</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>I2C1_TMO_MDS[1:0]</b>		<b>I2C1_TMO_CTL</b>	<b>I2C1_TMO_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	rw	<b>I2C1_TMO_CNT</b>	I2C timeout setting value.	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..2	rw	<b>I2C1_TMO_MDS</b>	I2C timeout detection mode select. When set value to 0x2, the timeout detection timer is able to use as a universal counter. 0x0 = SCL-low (SCL low timeout) 0x1 = SCL-SDA-high (both SCL and SDA high timeout for bus idle condition) 0x2 = General (general counter)	0x00
1	rw	<b>I2C1_TMO_CTL</b>	I2C timeout event happened I2C reset control enable bit. When enables, the I2C is reset and I2C1_EN is set to 0 if timeout is happened. 0 = Disable 1 = Enable	0x00
0	rw	<b>I2C1_TMO_EN</b>	I2C timeout detect enable. 0 = Disable 1 = Enable	0x00

### 1.17.10. I2C1 status register 2

I2C1_STA2	I2C1 status register 2		
Offset Address :	0x28	Reset Value :	0x000000F8

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							<b>I2C1_EVENTF2</b>
7	6	5	4	3	2	1	0
<b>I2C1_EVENT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	I2C1_EVENTF2	I2C status event interrupt Flag. This bit same as I2C1_EVENTF (set by hardware , clear by software setting 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7..0	r	I2C1_EVENT	I2C0 status event code	0xF8

### 1.17.11. I2C1 data shift buffer register

<b>I2C1_SBUF</b>	<b>I2C1 data shift buffer register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
I2C1_SBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	I2C1_SBUF	I2C data shift buffer register. Notify that read this register will get I2C1_DAT content in I2C Byte mode.	0x00

### 1.17.12. I2C1 data register

<b>I2C1_DAT</b>	<b>I2C1 data register</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
I2C1_DAT[31:24]							
23	22	21	20	19	18	17	16
I2C1_DAT[23:16]							
15	14	13	12	11	10	9	8
I2C1_DAT[15:8]							
7	6	5	4	3	2	1	0
I2C1_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	I2C1_DAT	I2C data byte register. When buffer mode is enabled, read this register will clear the I2C1_RXF and write this register will clear I2C1_TXF.	0x00000000

### 1.17.13. I2C1 slave address detect register

<b>I2C1_MASK</b>	<b>I2C1 slave address detect register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0

I2C1_SA_MSK[6:0]	Reserved
------------------	----------

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	rw	I2C1_SA_MSK	I2C slave address mask register. Zero bit in this result is considered as 'don't care'.	0x00
0	-	Reserved	Reserved	0x00

## 1.17.14. I2C1 Register Map

I2C1 Register Map

Register Number = 13

0	I2C1_BUSYF	0	I2C1_IEA	0	Reserved	0	I2C1_SA_RW	0	I2C1_EN	0	I2C1_LT[4:0]	0	I2C1_STA	0	Reserved																		
1	I2C1_EVENTF	0	I2C1_EVENT_IE	0	Reserved	0	I2C1_SA_CODE [6:0]	0	I2C1_SADR_EN	0	I2C1_LT[4:0]	0	I2C1_STO	0	Reserved																		
2	I2C1_BUFIF	0	I2C1_BUF_IE	0	I2C1_CK_SEL [1:0]	0	I2C1_SA_CODE [6:0]	0	I2C1_SADR2_EN	0	I2C1_LT[4:0]	0	I2C1_AA	0																			
3	I2C1_ERRF	0	I2C1_ERR_IE	0	I2C1_CK_DIV [2:0]	0	I2C1_SA_CODE [6:0]	0	I2C1_NACK_EN	0	I2C1_LT[4:0]	0	I2C1_CMD_TC	0																			
4	I2C1_TMOUTF	0	I2C1_TMOUT_IE	0	I2C1_CK_DIV [2:0]	0	I2C1_SA_CODE [6:0]	0	I2C1_MDST[1:0]	0	Reserved	0	I2C1_STA_LCK	0	I2C1_SADR[6:0]																		
5	I2C1_WUPF	0	I2C1_WUP_IE	0	I2C1_CK_DIV [2:0]	0	I2C1_SA_CODE [6:0]	0	I2C1_GC_EN	0	Reserved	0	I2C1_STO_LCK	0																			
6	I2C1_RXF	0	Reserved	0	I2C1_CK_DIV [2:0]	0	I2C1_SA_CODE [6:0]	0	I2C1_BUF_EN	0	Reserved	0	I2C1_AA_LCK	0																			
7	I2C1_TXF	1	Reserved	0	Reserved	0	I2C1_SA_CODE [6:0]	0	I2C1_GC_EN	0	Reserved	0	Reserved	0	Reserved																		
8	I2C1_RSTRF	0	Reserved	0	Reserved	0	I2C1_SA_CODE [6:0]	0	Reserved	0	I2C1_HT[4:0]	1	I2C1_BUF_CNT [2:0]	0																			
9	I2C1_STOPF	0	Reserved	0	I2C1_CK_PSC [3:0]	0	I2C1_SA_CODE [6:0]	0	Reserved	0	I2C1_HT[4:0]	0	I2C1_BUF_CNT [2:0]	0																			
10	I2C1_CNTRF	0	Reserved	0	I2C1_CK_PSC [3:0]	0	Reserved	0	Reserved	0	I2C1_HT[4:0]	1	I2C1_BUF_CNT [2:0]	0	I2C1_SADR2[6:0]																		
11	I2C1_ERRCF	0		Reserved		0		I2C1_SFBD_EN	0																								
12	I2C1_SADRF	0		I2C1_TMO_CKS		0		I2C1_SCL_S_DIS	0																								
13	I2C1_SLAIF	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	I2C1_SADR2[6:0]																		
14	I2C1_MSTF	0		I2C1_PDRV_SEL [1:0]		0																											
15	I2C1_RWF	0		I2C1_PDRV_SEL [1:0]		0																											
16	I2C1_TSCF	0	Reserved	0	Reserved	0	Reserved	0	I2C1_PDRV_SEL [1:0]	0	Reserved	0	I2C1_PDRV_SEL [1:0]	0	I2C1_SADR2[6:0]																		
17	I2C1_STPSTRF	0	Reserved	0		I2C1_ACNT[2:0]		0																									
18	I2C1_TXRF	0	Reserved	0		Reserved		0																									
19	I2C1_ROVRF	0		Reserved	0		Reserved	0																									
20	I2C1_TOVRF	0			Reserved			0	Reserved	0																							
21	I2C1_NACKF	0	Reserved			0		Reserved		0																							
22	I2C1_ALOSF	0		Reserved		0	Reserved			0																							
23	I2C1_BERRF	0			Reserved	0			Reserved	0																							
24	Reserved	0	Reserved			0		Reserved		0																							
25	Reserved	0		Reserved		0	Reserved			0																							
26		0			Reserved	0			Reserved	0																							
27		0	Reserved			0		Reserved		0																							
28		0		Reserved		0	Reserved			0																							
29	0	Reserved			0	Reserved			0																								
30	0		Reserved		0			Reserved	0																								
31	0			Reserved	0		Reserved		0																								
Offset	Register	Reset			0x00000080	0x004			I2C1_INT	Reset	0x00000000	0x008	I2C1_CLK	Reset	0x00000000	0x00C	I2C1_SAC	Reset	0x00000000	0x010	I2C1_CR0	Reset	0x00000000	0x014	I2C1_CR1	Reset	0x00000504	0x018	I2C1_CR2	Reset	0x00000000	0x01C	I2C1_SADR

MG32F02N Register Definitions (2025\_0401)

## 1.18. URT0 Control Registers

<b>URT0 Control</b>	<b>(URT0) UART Control Module-0</b>
Base Address :	<b>0x52000000</b>

## 1.18.1. URT0 status register 1

URT0_STA		URT0 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_CALTMOF	URT0_BKTMOF	URT0_IDTMOF	URT0_RXTMOF	Reserved	URT0_TUDRF	URT0_TXEF
23	22	21	20	19	18	17	16
URT0_ROVRF	URT0_NCEF	URT0_FEF	URT0_PEF	URT0_NSSF	URT0_CTSF	URT0_IDLF	URT0_BKF
15	14	13	12	11	10	9	8
URT0_CALOVF	URT0_CALUDF	URT0_CALCF	URT0_TMOF	URT0_BRTF	URT0_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_TXF	URT0_RXF	URT0_RXDF	URT0_LSF	URT0_ERRF	URT0_TCF	URT0_UGF	URT0_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT0_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT0_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT0_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT0_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT0_TUDRF	UART SPI slave mode transmit underrun flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
24	rw	URT0_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT0_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT0_NCEF	UART receive noised character error flag. (set by hardware	0x00

			and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
21	rw	URT0_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT0_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	URT0_NSSF	UART SPI slave mode NSS signal inactive detect interrupt flag. (set by hardware and clear by software writing 1) When the module is configured to SPI slave mode, this flag is asserted if the input NSS signal has changed from active to inactive. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	URT0_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT0_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT0_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	URT0_CALOVF	UART auto baud-rate calibration overflow status flag. This flag is asserted when the baud-rate calibration counter is changed overflow during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	r	URT0_CALUDF	UART auto baud-rate calibration underflow status flag. This flag is asserted when the baud-rate calibration counter is changed to zero during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	URT0_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT0_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT0_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT0_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT0_TXF	UART transmit data register empty. (set by hardware and clear	0x00



			by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
6	rw	URT0_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT0_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	URT0_LSF	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	URT0_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT0_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT0_UGF	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALC_F flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	URT0_RHF	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.18.2. UART interrupt enable register

URT0_INT	UART interrupt enable register
Offset Address :	0x04
	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_CALTMO_IE	URT0_BKTMO_IE	URT0_IDTMO_IE	URT0_RXTMO_IE	Reserved	URT0_TUDR_IE	URT0_TXE_IE
23	22	21	20	19	18	17	16
URT0_ROVR_IE	URT0_NCE_IE	URT0_FE_IE	URT0_PE_IE	URT0_NSS_IE	URT0_CTS_IE	URT0_IDL_IE	URT0_BK_IE
15	14	13	12	11	10	9	8

Reserved		URT0_CALC_IE	URT0_TMO_IE	URT0_BRT_IE	URT0_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_TX_IE	URT0_RX_IE	Reserved	URT0_LS_IE	URT0_ERR_IE	URT0_TC_IE	URT0_UG_IE	URT0_IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT0_CALTMO_IE	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	URT0_BKTMO_IE	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	URT0_IDTMO_IE	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	URT0_RXTMO_IE	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT0_TUDR_IE	UART SPI slave mode transmit underrun interrupt enable. 0 = Disable 1 = Enable	0x00
24	rw	URT0_TXE_IE	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	URT0_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	URT0_NCE_IE	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	URT0_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT0_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	rw	URT0_NSS_IE	UART SPI slave mode NSS signal inactive detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	URT0_CTS_IE	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	URT0_IDL_IE	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	URT0_BK_IE	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	URT0_CALC_IE	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	URT0_TMO_IE	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00

11	rw	URT0_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	URT0_SADR_IE	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT0_TX_IE	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	URT0_RX_IE	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT0_LS_IE	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	URT0_ERR_IE	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	URT0_TC_IE	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	URT0_UG_IE	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	URT0_IEA	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.18.3. URT0 clock source register

<b>URT0_CLK</b>	<b>URT0 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT0_BR_CKS	URT0_CKO_LCK	URT0_CKO_STA	URT0_BRO_LCK	URT0_BRO_STA	URT0_BR_MDS	URT0_BR_EN
23	22	21	20	19	18	17	16
Reserved	URT0_TX_CKS[1:0]			Reserved	URT0_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT0_ECK_CKS	Reserved	URT0_CLK_CKS	URT0_CLK_EN	URT0_CK_SEL[2:0]			Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT0_BR_CKS	UART baud-rate timer clock source select. 0 = PSC : CK_URT <sub>x</sub> _PSC from clock prescaler output 1 = CK_URT <sub>x</sub> : CK_URT <sub>x</sub> from UART internal clock input	0x00
29	rw	URT0_CKO_LCK	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00

			0 = Locked 1 = Un-Locked	
28	rw	URT0_CKO_STA	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	URT0_BRO_LCK	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	URT0_BRO_STA	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	URT0_BR_MDS	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	URT0_BR_EN	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	URT0_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT0_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	URT0_ECK_CKS	UART external clock IO select. When select 'RX', the external clock is connected to the selected signal which is selected from URTx_RX or URTx_TX by URTx_IO_SWAP. 0 = CLK : URTx_CLK pin 1 = RX : receiving signal	0x00
6	-	Reserved	Reserved	0x00
5	rw	URT0_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URTx_OUT from clock output divider 1 = SC : CK_URTx_SC from clock input prescaler	0x00
4	rw	URT0_CLK_EN	URTx_CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT0_CK_SEL	UART internal clock CK_URTx source select. 0x0 = PROC : CK_URTx_PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = EXT_CLK (external clock from URTx_ECK signal)	0x00
0	-	Reserved	Reserved	0x00

## 1.18.4. URT0 status register 2

<b>URT0_STA2</b>	<b>URT0 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT0_TX_LVL[2:0]			Reserved	URT0_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT0_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT0_IR_BUSYF	URT0_BKBF	URT0_NCF	Reserved	Reserved	URT0_ADR	URT0_PAR	URT0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT0_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT0_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	r	URT0_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT0_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT0_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT0_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT0_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT0_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT0_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

## 1.18.5. URT0 control register 0

<b>URT0_CR0</b>	<b>URT0 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
URT0_DMA_TXEN	URT0_DMA_RXEN	URT0_DDTX_EN	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT0_LBM_EN	URT0_NCHAR_DIS	URT0_NCHAR_HE	URT0_IDL_MDS	Reserved	Reserved	URT0_RX_TH[1:0]	URT0_RX_TH[1:0]
15	14	13	12	11	10	9	8
URT0_DE_GT[1:0]	URT0_DE_INV	URT0_DE_EN	URT0_TX_INV	URT0_RX_INV	URT0_SYNC_MDS	URT0_IO_SWP	URT0_IO_SWP
7	6	5	4	3	2	1	0
URT0_GSA_EN	URT0_MDS[2:0]	URT0_MDS[2:0]	URT0_DAT_LINE	URT0_HDX_EN	URT0_OS_MDS	URT0_OS_MDS	URT0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT0_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT0_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT0_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT0_LBM_EN	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT0_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT0_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT0_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty.	0x00

			0 = No (No operation) 1 = Load (Force to load shadow buffer)	
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>URT0_RX_TH</b>	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URTx_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	<b>URT0_DE_GT</b>	URT <sub>x</sub> _DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	<b>URT0_DE_INV</b>	URT <sub>x</sub> _DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	<b>URT0_DE_EN</b>	URT <sub>x</sub> _DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	<b>URT0_TX_INV</b>	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT0_RX_INV</b>	URT <sub>x</sub> _RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	rw	<b>URT0_SYNC_MDS</b>	UART SYNC mode(SPI) select. 0 = Master : SPI Master 1 = Slave : SPI Slave	0x00
8	rw	<b>URT0_IO_SWP</b>	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	<b>URT0_GSA_EN</b>	UART multi-processor global slave address enable.	0x00
6..4	rw	<b>URT0_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URT <sub>x</sub> _MUTE_AEN0 and URT <sub>x</sub> _MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/SPI mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT0_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URT <sub>x</sub> _RX , URT <sub>x</sub> _TX 1 = 1 : 1-line Bidirectional ~URT <sub>x</sub> _TX only.	0x00
2	rw	<b>URT0_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URT <sub>x</sub> _RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT0_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT0_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00



## 1.18.6. URT0 control register 1

<b>URT0_CR1</b>	<b>URT0 control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x0F400F40</b>

31	30	29	28	27	26	25	24
Reserved	Reserved		URT0_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT0_TXSTP_LEN[1:0]		URT0_TXMSB_EN	URT0_TXPAR_STK	URT0_TXPAR_POL	URT0_TXPAR_EN	URT0_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT0_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT0_RXSTP_LEN[1:0]		URT0_RXMSB_EN	URT0_RXPAR_STK	URT0_RXPAR_POL	URT0_RXPAR_EN	URT0_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..29	-	Reserved	Reserved	0x00
28..24	rw	URT0_TXOS_NUM	UART TX data oversampling samples select. When selects SYNC/SPI Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	URT0_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	0x01
21	rw	URT0_TXMSB_EN	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	URT0_TXPAR_STK	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT0_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT0_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT0_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT0_RXOS_NUM	UART RX data oversampling samples select. When selects SYNC Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT0_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.)	0x01



			0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	
5	rw	<b>URT0_RXMSB_EN</b>	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	<b>URT0_RXPAR_STK</b>	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT0_RXPAR_POL</b>	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	<b>URT0_RXPAR_EN</b>	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	<b>URT0_RXDSIZE</b>	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.18.7. URT0 control register 2

<b>URT0_CR2</b>	<b>URT0 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>URT0_DOUT_IDL[1:0]</b>	<b>URT0_DOUT_MDS</b>	Reserved	<b>URT0_NSSI_EN</b>	<b>URT0_NSS_SWEN</b>	<b>URT0_NSS_INV</b>	<b>URT0_NSSI_INV</b>	
23	22	21	20	19	18	17	16
Reserved						<b>URT0_NSS_SWI</b>	<b>URT0_NSS_SWO</b>
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			<b>URT0_TX_HALT</b>	<b>URT0_TX_EN</b>	<b>URT0_RX_EN</b>	<b>URT0_ADR_TX</b>	<b>URT0_BK_TX</b>

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>URT0_DOUT_IDL</b>	UART SPI mode idle state data output value. When SPI master mode URTx_DOUT_MDS is enabled, the URTx_TX output is with driving during idle state and the output level is set by this bit. 0x0 = LBIT (Last data bit) 0x1 = Reserved 0x2 = 0 (Output 0) 0x3 = 1 (Output 1)	0x00
29	rw	<b>URT0_DOUT_MDS</b>	UART SPI master standard mode idle state data output mode select. When disables and data transfers during idle state, the MOSI will output with tristate for master mode. When enables and data transfers during idle state, the MOSI will output with driving for master mode. 0 = Disable : Output with tristate 1 = Enable : Output with driving	0x00
28	-	Reserved	Reserved	0x00

27	rw	<b>URT0_NSSI_EN</b>	UART NSS signal input function enable when UART configure to synchronous mode SPI Slave. 0 = Disable 1 = Enable	0x00
26	rw	<b>URT0_NSS_SWEN</b>	UART NSS signal output set by software control function enable bit. 0 = Disable 1 = Enable	0x00
25	rw	<b>URT0_NSS_INV</b>	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable	0x00
24	rw	<b>URT0_NSSI_INV</b>	UART NSS input signal inverse enable. 0 = Disable 1 = Enable	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	r	<b>URT0_NSS_SWI</b>	UART NSS signal software input status bit.	0x00
16	rw	<b>URT0_NSS_SWO</b>	UART NSS signal software output control bit when URTx_NSS_SWEN is enable.	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>URT0_TX_HALT</b>	UART transmitter halt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT0_TX_EN</b>	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT0_RX_EN</b>	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT0_ADR_TX</b>	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address	0x00
0	rw	<b>URT0_BK_TX</b>	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break	0x00

### 1.18.8. URT0 control register 3

<b>URT0_CR3</b>		<b>URT0 control register 3</b>					
Offset Address :		<b>0x1C</b>		Reset Value :		<b>0x0000A00</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>URT0_TXGT_LEN[7:0]</b>							
15	14	13	12	11	10	9	8
<b>URT0_DET_IDL[7:0]</b>							
7	6	5	4	3	2	1	0

Reserved		URT0_DET_BK	Reserved	URT0_CPHA	URT0_CPOL	Reserved
Bit	Attr	Bit Name	Description	Reset		
31..24	-	Reserved	Reserved	0x00		
23..16	rw	URT0_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART, SYNC, ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00		
15..8	rw	URT0_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A		
7..5	-	Reserved	Reserved	0x00		
4	rw	URT0_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00		
3	-	Reserved	Reserved	0x00		
2	rw	URT0_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00		
1	rw	URT0_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00		
0	-	Reserved	Reserved	0x00		

### 1.18.9. URT0 control register 4

URT0_CR4		URT0 control register 4					
Offset Address :		0x20		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		URT0_TNUM[2:0]		Reserved		URT0_RNUM[2:0]	
7	6	5	4	3	2	1	0
URT0_TDAT_CLR	URT0_RDAT_CLR	URT0_TDAT_INV	URT0_RDAT_INV	Reserved	Reserved	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT0_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00

11	-	Reserved	Reserved	0x00
10..8	rw	URT0_RNUM	UART received data byte number when data shadow buffer last transfer to URTx_RDAT register. Firmware can write an initial value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
7	w	URT0_TDAT_CLR	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	URT0_RDAT_CLR	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	URT0_TDAT_INV	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	URT0_RDAT_INV	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.18.10. URT0 baud-rate clock counter reload register

<b>URT0_RLR</b>	<b>URT0 baud-rate clock counter reload register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		URT0_PSR[5:0]					
7	6	5	4	3	2	1	0
URT0_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT0_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT0_RLR	UART baud-rate clock counter reload register. Actual value	0x00

			equals the register value plus one.
--	--	--	-------------------------------------

### 1.18.11. URT0 baud-rate clock counter register

URT0_CNT		URT0 baud-rate clock counter register	
Offset Address :	0x28	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT0_PSC[5:0]			
7	6	5	4	3	2	1	0
URT0_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT0_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT0_CNT	UART baud-rate clock counter value register.	0x00

### 1.18.12. URT0 RX data capture register

URT0_RCAP		URT0 RX data capture register	
Offset Address :	0x2C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT0_RCAP_ADR	URT0_RCAP_PAR	URT0_RCAP_STP	
7	6	5	4	3	2	1	0
URT0_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT0_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT0_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT0_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT0_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode. The capture data is affected by data order Msb first setting in URTx_RXMSB_EN. But it not affected by received data inverse setting in URTx_RDAT_INV.	0x00

### 1.18.13. URT0 RX data register

URT0_RDAT		URT0 RX data register	
Offset Address :	0x30	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT0_RDAT[23:16]							

15	14	13	12	11	10	9	8
URT0_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT0_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT0_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

#### 1.18.14. URT0 TX data register

<b>URT0_TDAT</b>	<b>URT0 TX data register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT0_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT0_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT0_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT0_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

#### 1.18.15. URT0 TX data 3-byte register

<b>URT0_TDAT3</b>	<b>URT0 TX data 3-byte register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT0_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT0_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT0_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT0_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

#### 1.18.16. URT0 data shift buffer register

<b>URT0_SBUF</b>	<b>URT0 data shift buffer register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16

Reserved							
15	14	13	12	11	10	9	8
URT0_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT0_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT0_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT0_RSBUF	UART RX data shift buffer register.	0x00

### 1.18.17. URT0 timeout control register

URT0_TMOUT	URT0 timeout control register		
Offset Address :	0x40	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT0_CALTMO_TH[3:0]				URT0_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT0_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT0_TMO_LCK	URT0_TMO_STA	Reserved			URT0_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT0_CALTMO_EN	URT0_BKTMO_EN	URT0_RXTMO_EN	URT0_IDTMO_EN	URT0_TMO_MDS[1:0]		URT0_TMO_RST	URT0_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT0_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*BASE. When URT0_BR_MDS sets 'Separated', the BASE value is 0x10 and value 0 indicates counter overflow value 0xFF. When URT0_BR_MDS sets 'Combined', the BASE value is 0x100 and value 0 indicates counter overflow value 0xFFFF. When calibration has finished, the TMO counter value will be copied to update the baud-rate generator BRO timer. If calibration timeout is happened, the BRO timer will keep the old baud-rate setting.	0x00
27..24	rw	URT0_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT0_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT0_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT0_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT0_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal	0x00

			operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock) 0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	
7	rw	URT0_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	0x00
6	rw	URT0_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT0_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT0_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT0_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART : UART timeout timer 0x1 = General : general using timer	0x00
1	rw	URT0_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT0_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.18.18. URT0 timeout control register 2

URT0_TMOUT2							
URT0 timeout control register 2							
Offset Address :				Reset Value :			
0x44				0x00000000			
31	30	29	28	27	26	25	24
URT0_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT0_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT0_IDTMO_TH[15:8]							



7	6	5	4	3	2	1	0
URT0_IDTMO_TH[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	URT0_TMO_CNT	UART timeout counter value.	0x0000
15..0	rw	URT0_IDTMO_TH	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.18.19. URT0 SmartCard control register

<b>URT0_SC</b>	<b>URT0 SmartCard control register</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT0_RXE_NUM[2:0]			Reserved	URT0_TXE_NUM[2:0]		
7	6	5	4	3	2	1	0
Reserved			URT0_RXE_LEN	URT0_TXE_MDS[1:0]		URT0_RXE_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	URT0_RXE_NUM	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	URT0_TXE_NUM	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT0_RXE_LEN	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	URT0_TXE_MDS	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	URT0_RXE_MDS	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto	0x00

		retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM 0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	
--	--	---	--

### 1.18.20. URT0 slave address detect register

URT0_SADR	URT0 slave address detect register
Offset Address :	0x4C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT0_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT0_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT0_SA_MSK	UART multi-processor slave address mask register. URTx_SA_RX register is combined with URTx_SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URTx_SA_MSK functions as the 'mask' register for URTx_SA_RX register. The slave address is created by taking the logical OR of URTx_SA_RX and URTx_SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT0_SA_RX	UART multi-processor mode received slave address. When URTx_MDS select multi-processor mode and URTx_SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URTx_RCAP register.	0x00

### 1.18.21. URT0 calibration control register

URT0_CAL	URT0 calibration control register
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				Reserved			
7	6	5	4	3	2	1	0
URT0_CALC_HE	Reserved	Reserved	Reserved	URT0_CAL_MDS[1:0]	URT0_CAL_AUTO	URT0_CAL_EN	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	-	Reserved	Reserved	0x00
7	rw	URT0_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration	0x00

			complete. 0 = Disable 1 = Enable	
6	-	Reserved	Reserved	0x00
5..4	-	Reserved	Reserved	0x00
3..2	rw	URT0_CAL_MDS	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	URT0_CAL_AUTO	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URTx_CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	URT0_CAL_EN	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.18.22. URT0 IrDA control register

<b>URT0 IRDA</b>	<b>URT0 IrDA control register</b>
Offset Address :	0x54
Reset Value :	0x00000300

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT0_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						URT0_IR_MDS	URT0_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	URT0_IR_PW	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	rw	URT0_IR_MDS	UART IrDA data received mode select. When selects Normal and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000 then output bit value 0 and others output 1. When selects Wide and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000,001,010,100 then output bit value 0 and others output 1. 0 = Normal 1 = Wide	0x00
0	rw	URT0_IR_EN	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable	0x00

			1 = Enable	
--	--	--	------------	--

### 1.18.23. URT0 hardware flow control register

<b>URT0_HFC</b>	<b>URT0 hardware flow control register</b>
Offset Address :	<b>0x58</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT0_RTS_OUT	URT0_RTS_INV	URT0_CTS_INV	URT0_RTS_EN	URT0_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT0_RTS_OUT	URTx_RTS output control data bit. This bit is no effect when URTx_RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3	rw	URT0_RTS_INV	URTx_RTS output inverse enable. When URTx_EN is disabled and the RTS output is set by URTx_RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	URT0_CTS_INV	URTx_CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	URT0_RTS_EN	UART RTS hardware flow control enable. When enables, URTx_RTS signal will output high if RX buffer is full. It will change URTx_RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	URT0_CTS_EN	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URTx_RTS signal high. It will automatically transmit next data when URTx_RTS change to low. 0 = Disable 1 = Enable	0x00

### 1.18.24. URT0 mute control register

<b>URT0_MUTE</b>	<b>URT0 mute control register</b>
Offset Address :	<b>0x5C</b>
Reset Value :	<b>0x00010100</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT0_MUTE_AEX2	URT0_MUTE_AEX1	URT0_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT0_MUTE_AEN1	URT0_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT0_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	URT0_MUTE_AEX2	UART auto exit mute mode and receive data by idle line detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
17	rw	URT0_MUTE_AEX1	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	URT0_MUTE_AEX0	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	URT0_MUTE_AEN1	UART mute mode auto enter by idle line detection enable bit. When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
8	rw	URT0_MUTE_AEN0	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT0_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.18.25. URT0 Register Map

URT0 Register Map

Register Number = 24

0	URT0_RHF	0	URT0_IEA	Reserved	URT0_BUSYF	0	URT0_EN	URT0_RXDSTZ [1:0]	0	URT0_BK_TX	0	Reserved			
1	URT0_UGF	0	URT0_UG_IE	URT0_CK_SEL [2:0]	URT0_PAR	0	URT0_OS_MDS	URT0_RXPAR_EN	0	URT0_ADR_TX	0	URT0_CPOL			
2	URT0_TCF	0	URT0_TC_IE	Reserved	URT0_ADR	0	URT0_HDX_EN	URT0_RXPAR_POL	0	URT0_RX_EN	0	URT0_CPHA			
3	URT0_ERRF	0	URT0_ERR_IE	Reserved	URT0_DAT_LINE	0	URT0_RXPAR_POL	URT0_RXPAR_STK	0	URT0_TX_EN	0	Reserved			
4	URT0_LSF	0	URT0_LS_IE	URT0_CLK_EN	Reserved	0	URT0_RXPAR_STK	URT0_TX_HALT	0	URT0_TX_HALT	0	URT0_DET_BK			
5	URT0_RXDF	0	Reserved	URT0_CLK_CKS	URT0_NCF	0	URT0_RXMSB_EN	URT0_RXMSB_EN	0	Reserved	0	Reserved			
6	URT0_RXF	0	URT0_RX_IE	Reserved	URT0_BKBF	0	URT0_MDS[2:0]	URT0_RXSTP_LEN [1:0]	1	Reserved	0	Reserved			
7	URT0_TXF	0	URT0_TX_IE	URT0_ECK_CKS	URT0_IR_BUSYF	0	URT0_GSA_EN	Reserved	0	Reserved	0	Reserved			
8	Reserved	0	Reserved	Reserved	Reserved	0	URT0_IO_SWP	Reserved	1	Reserved	0	Reserved			
9	Reserved	0	Reserved	Reserved	Reserved	0	URT0_SYNC_MDS	URT0_RXOS_NUM [4:0]	1	Reserved	0	URT0_DET_IDL [7:0]			
10	URT0_SADRF	0	URT0_SADR_IE		Reserved	0	URT0_RX_INV		0		1				
11	URT0_BRIF	0	URT0_BRT_IE		Reserved	0	URT0_TX_INV		0		1				
12	URT0_TMOF	0	URT0_TMO_IE		Reserved	0	URT0_DE_EN	0	0						
13	URT0_CALCF	0	URT0_CALC_IE	Reserved	Reserved	0	URT0_DE_INV	Reserved	0	Reserved	0	Reserved			
14	URT0_CALUDF	0	Reserved		Reserved	0	URT0_DE_GT[1:0]		0						
15	URT0_CALOVF	0			Reserved	0			0						
16	URT0_BKF	0			URT0_BK_IE	0		URT0_RX_TH[1:0]	0						
17	URT0_IDLF	0	URT0_IDL_IE	URT0_RX_CKS [1:0]	0	0	URT0_RX_TH[1:0]	URT0_TXDSTZ [1:0]	0	URT0_NSS_SWO	0	URT0_TXGT_LEN [7:0]			
18	URT0_CTSF	0	URT0_CTS_IE	Reserved	0	0	Reserved	URT0_TXPAR_EN	0	URT0_NSS_SWI	0				
19	URT0_NSSF	0	URT0_NSS_IE	Reserved	0	0	Reserved	URT0_TXPAR_POL	0	0	0				
20	URT0_PEF	0	URT0_PE_IE	URT0_TX_CKS [1:0]	0	0	URT0_IDL_MDS	URT0_TXPAR_STK	0	0	0				
21	URT0_FEF	0	URT0_FE_IE	Reserved	0	0	URT0_NCHAR_HE	URT0_TXMSB_EN	0	0	0	0			
22	URT0_NCEF	0	URT0_NCE_IE		0	0	URT0_NCHAR_DIS	URT0_TXSTP_LEN [1:0]	0	1	0	0			
23	URT0_ROVRF	0	URT0_ROVR_IE		0	0	URT0_LBM_EN	0	0	0	0	0			
24	URT0_TXEF	0	URT0_TXE_IE		URT0_BR_EN	0	Reserved	0	URT0_NSSI_INV	0	0	0			
25	URT0_TUDRF	0	URT0_TUDR_IE	URT0_BR_MDS	URT0_RX_LVL [2:0]	0	Reserved	URT0_TXOS_NUM [4:0]	1	URT0_NSSI_INV	0	0			
26	Reserved	0	Reserved	URT0_BRO_STA	0	Reserved	0		URT0_NSSI_SWEN	0	0	0			
27	URT0_RXTMOF	0	URT0_RXTMO_IE	URT0_BRO_LCK	Reserved	0	Reserved		URT0_NSSI_EN	0	0	0			
28	URT0_IDTMOF	0	URT0_IDTMO_IE	URT0_CKO_STA	0	Reserved	0	Reserved	0	Reserved	0	Reserved			
29	URT0_BKTMOF	0	URT0_BKTMO_IE	URT0_CKO_LCK	URT0_TX_LVL [2:0]	0	URT0_DDTX_EN		Reserved	0	URT0_DOUT_MDS	0	0		
30	URT0_CALTMOF	0	URT0_CALTMO_IE	URT0_BR_CKS	Reserved	0	URT0_DMA_RXEN		Reserved	0	URT0_DOUT_IDL [1:0]	0	0		
31	Reserved	0	Reserved	Reserved	Reserved	0	URT0_DMA_TXEN	Reserved	0	Reserved	0	0			
Offset	Register														
0x00	URT0_STA	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset		0x0F400F40	Reset	0x00000000	Reset	0x00000A00
0x04	URT0_INT	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x08	URT0_CLK	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x0C	URT0_STA2	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x10	URT0_CR0	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x14	URT0_CR1	0x0F400F40	Reset	0x0F400F40	Reset	0x0F400F40	Reset	0x0F400F40	Reset	0x0F400F40	Reset	0x0F400F40	Reset	0x0F400F40	Reset
0x18	URT0_CR2	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x1C	URT0_CR3	0x00000A00	Reset	0x00000A00	Reset	0x00000A00	Reset	0x00000A00	Reset	0x00000A00	Reset	0x00000A00	Reset	0x00000A00	Reset

0x20	URTO_CR4	Reserved	Reserved	Reserved	URTO_TNUM[2:0]	Reserved	URTO_RNUM[2:0]	Reserved	URTO_TDAT_CLR	URTO_RDAT_CLR	URTO_TDAT_INV	URTO_RDAT_INV	Reserved	Reserved	Reserved	Reserved
									0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	URTO_RLR	Reserved	Reserved	Reserved	URTO_PSR[5:0]	Reserved	URTO_PSC[5:0]	Reserved	URTO_RLR[7:0]							
									0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	URTO_CNT	Reserved	Reserved	Reserved	URTO_PSC[5:0]	Reserved	URTO_PSC[5:0]	Reserved	URTO_CNT[7:0]							
									0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	URTO_RCAP	Reserved	Reserved	Reserved	Reserved	Reserved	URTO_RCAP_STP	URTO_RCAP_PAR	URTO_RCAP_ADR	URTO_RCAP_DAT [7:0]						
										0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	URTO_RDAT	Reserved	Reserved	Reserved	URTO_RDAT[31:0]	Reserved	URTO_RDAT[31:0]	Reserved	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]	URTO_RDAT[31:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	URTO_TDAT	Reserved	Reserved	Reserved	URTO_TDAT[31:0]	Reserved	URTO_TDAT[31:0]	Reserved	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]	URTO_TDAT[31:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	URTO_TDAT3	Reserved	Reserved	Reserved	URTO_TDAT3[23:0]	Reserved	URTO_TDAT3[23:0]	Reserved	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]	URTO_TDAT3[23:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	URTO_SBUF	Reserved	Reserved	Reserved	URTO_SBUF[7:0]	Reserved	URTO_SBUF[7:0]	Reserved	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]	URTO_SBUF[7:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	URTO_TMOUT	URTO_CALTMO_TH [3:0]	URTO_BKTMO_TH [3:0]	URTO_RXTMO_TH [7:0]	URTO_TMOUT_LCK	Reserved	URTO_TMOUT_CKS [2:0]	Reserved	URTO_TMOUT_STA	URTO_TMOUT_EN	URTO_BKTMO_EN	URTO_IDTMO_EN	URTO_TMO_MDS [1:0]	URTO_TMO_RST	URTO_TMO_EN	URTO_TMO_EN
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MG32F02N Register Definitions (2025\_0401)



## 1.19. URT1 Control Registers

<b>URT1 Control</b>	<b>(URT1) UART Control Module-1</b>
Base Address :	<b>0x52010000</b>

## 1.19.1. URT1 status register 1

URT1_STA		URT1 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_CALTMOF	URT1_BKTMOF	URT1_IDTMOF	URT1_RXTMOF	Reserved	URT1_TUDRF	URT1_TXEF
23	22	21	20	19	18	17	16
URT1_ROVRF	URT1_NCEF	URT1_FEF	URT1_PEF	URT1_NSSF	URT1_CTSF	URT1_IDLF	URT1_BKF
15	14	13	12	11	10	9	8
URT1_CALOVF	URT1_CALUDF	URT1_CALCF	URT1_TMOF	URT1_BRTF	URT1_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_TXF	URT1_RXF	URT1_RXDF	URT1_LSF	URT1_ERRF	URT1_TCF	URT1_UGF	URT1_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT1_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT1_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT1_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT1_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT1_TUDRF	UART SPI slave mode transmit underrun flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
24	rw	URT1_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT1_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT1_NCEF	UART receive noised character error flag. (set by hardware	0x00

			and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
21	rw	URT1_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT1_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	URT1_NSSF	UART SPI slave mode NSS signal inactive detect interrupt flag. (set by hardware and clear by software writing 1) When the module is configured to SPI slave mode, this flag is asserted if the input NSS signal has changed from active to inactive. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	URT1_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT1_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT1_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	URT1_CALOVF	UART auto baud-rate calibration overflow status flag. This flag is asserted when the baud-rate calibration counter is changed overflow during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	r	URT1_CALUDF	UART auto baud-rate calibration underflow status flag. This flag is asserted when the baud-rate calibration counter is changed to zero during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	URT1_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT1_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT1_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT1_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT1_TXF	UART transmit data register empty. (set by hardware and clear	0x00

			by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
6	rw	URT1_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT1_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	URT1_LSF	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	URT1_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT1_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT1_UGF	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	URT1_RHF	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.19.2. URT1 interrupt enable register

URT1_INT	URT1 interrupt enable register
Offset Address :	0x04
	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_CALTMO_IE	URT1_BKTMO_IE	URT1_IDTMO_IE	URT1_RXTMO_IE	Reserved	URT1_TUDR_IE	URT1_TXE_IE
23	22	21	20	19	18	17	16
URT1_ROVR_IE	URT1_NCE_IE	URT1_FE_IE	URT1_PE_IE	URT1_NSS_IE	URT1_CTS_IE	URT1_IDL_IE	URT1_BK_IE
15	14	13	12	11	10	9	8

Reserved		URT1_CALC_IE	URT1_TMO_IE	URT1_BRT_IE	URT1_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_TX_IE	URT1_RX_IE	Reserved	URT1_LS_IE	URT1_ERR_IE	URT1_TC_IE	URT1_UG_IE	URT1_IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT1_CALTMO_IE	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	URT1_BKTMO_IE	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	URT1_IDTMO_IE	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	URT1_RXTMO_IE	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT1_TUDR_IE	UART SPI slave mode transmit underrun interrupt enable. 0 = Disable 1 = Enable	0x00
24	rw	URT1_TXE_IE	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	URT1_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	URT1_NCE_IE	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	URT1_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT1_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	rw	URT1_NSS_IE	UART SPI slave mode NSS signal inactive detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	URT1_CTS_IE	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	URT1_IDL_IE	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	URT1_BK_IE	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	URT1_CALC_IE	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	URT1_TMO_IE	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00

11	rw	URT1_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	URT1_SADR_IE	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT1_TX_IE	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	URT1_RX_IE	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT1_LS_IE	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	URT1_ERR_IE	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	URT1_TC_IE	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	URT1_UG_IE	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	URT1_IEA	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.19.3. URT1 clock source register

<b>URT1_CLK</b>	<b>URT1 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT1_BR_CKS	URT1_CKO_LCK	URT1_CKO_STA	URT1_BRO_LCK	URT1_BRO_STA	URT1_BR_MDS	URT1_BR_EN
23	22	21	20	19	18	17	16
Reserved	URT1_TX_CKS[1:0]			Reserved	URT1_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT1_ECK_CKS	Reserved	URT1_CLK_CKS	URT1_CLK_EN	URT1_CK_SEL[2:0]			Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT1_BR_CKS	UART baud-rate timer clock source select. 0 = PSC : CK_URT <sub>x</sub> _PSC from clock prescaler output 1 = CK_URT <sub>x</sub> : CK_URT <sub>x</sub> from UART internal clock input	0x00
29	rw	URT1_CKO_LCK	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00

			0 = Locked 1 = Un-Locked	
28	rw	URT1_CKO_STA	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	URT1_BRO_LCK	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	URT1_BRO_STA	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	URT1_BR_MDS	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	URT1_BR_EN	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	URT1_TX_CKS	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	URT1_RX_CKS	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
15..8	-	Reserved	Reserved	0x00
7	rw	URT1_ECK_CKS	UART external clock IO select. When select 'RX', the external clock is connected to the selected signal which is selected from URTx_RX or URTx_TX by URTx_IO_SWAP. 0 = CLK : URTx_CLK pin 1 = RX : receiving signal	0x00
6	-	Reserved	Reserved	0x00
5	rw	URT1_CLK_CKS	UART external clock output source select. 0 = OUT : CK_URTx_OUT from clock output divider 1 = SC : CK_URTx_SC from clock input prescaler	0x00
4	rw	URT1_CLK_EN	URTx_CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	URT1_CK_SEL	UART internal clock CK_URTx source select. 0x0 = PROC : CK_URTx_PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = EXT_CLK (external clock from URTx_ECK signal)	0x00
0	-	Reserved	Reserved	0x00

## 1.19.4. URT1 status register 2

<b>URT1_STA2</b>	<b>URT1 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT1_TX_LVL[2:0]			Reserved	URT1_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT1_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT1_IR_BUSYF	URT1_BKBF	URT1_NCF	Reserved	Reserved	URT1_ADR	URT1_PAR	URT1_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT1_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT1_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	r	URT1_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT1_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT1_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT1_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT1_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT1_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT1_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00



## 1.19.5. URT1 control register 0

<b>URT1_CR0</b>	<b>URT1 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
URT1_DMA_TXEN	URT1_DMA_RXEN	URT1_DDTX_EN	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT1_LBM_EN	URT1_NCHAR_DIS	URT1_NCHAR_HE	URT1_IDL_MDS	Reserved	Reserved	URT1_RX_TH[1:0]	URT1_RX_TH[1:0]
15	14	13	12	11	10	9	8
URT1_DE_GT[1:0]	URT1_DE_INV	URT1_DE_EN	URT1_TX_INV	URT1_RX_INV	URT1_SYNC_MDS	URT1_IO_SWP	URT1_IO_SWP
7	6	5	4	3	2	1	0
URT1_GSA_EN	URT1_MDS[2:0]	URT1_MDS[2:0]	URT1_DAT_LINE	URT1_HDX_EN	URT1_OS_MDS	URT1_OS_MDS	URT1_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	URT1_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT1_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT1_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT1_LBM_EN	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT1_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT1_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT1_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty.	0x00



			0 = No (No operation) 1 = Load (Force to load shadow buffer)	
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>URT1_RX_TH</b>	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URT1_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	<b>URT1_DE_GT</b>	URTx_DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	<b>URT1_DE_INV</b>	URTx_DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	<b>URT1_DE_EN</b>	URTx_DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	<b>URT1_TX_INV</b>	URTx_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT1_RX_INV</b>	URTx_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	rw	<b>URT1_SYNC_MDS</b>	UART SYNC mode(SPI) select. 0 = Master : SPI Master 1 = Slave : SPI Slave	0x00
8	rw	<b>URT1_IO_SWP</b>	URTx_RX/URTx_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	<b>URT1_GSA_EN</b>	UART multi-processor global slave address enable.	0x00
6..4	rw	<b>URT1_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URTx_MUTE_AEN0 and URTx_MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT1_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URTx_RX , URTx_TX 1 = 1 : 1-line Bidirectional ~URTx_TX only.	0x00
2	rw	<b>URT1_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URTx_RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT1_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT1_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

## 1.19.6. URT1 control register 1

<b>URT1_CR1</b>	<b>URT1 control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x0F400F40</b>

31	30	29	28	27	26	25	24
Reserved	Reserved		URT1_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT1_TXSTP_LEN[1:0]		URT1_TXMSB_EN	URT1_TXPAR_STK	URT1_TXPAR_POL	URT1_TXPAR_EN	URT1_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT1_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT1_RXSTP_LEN[1:0]		URT1_RXMSB_EN	URT1_RXPAR_STK	URT1_RXPAR_POL	URT1_RXPAR_EN	URT1_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..29	-	Reserved	Reserved	0x00
28..24	rw	URT1_TXOS_NUM	UART TX data oversampling samples select. When selects SYNC/SPI Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	URT1_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	0x01
21	rw	URT1_TXMSB_EN	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	URT1_TXPAR_STK	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT1_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT1_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT1_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT1_RXOS_NUM	UART RX data oversampling samples select. When selects SYNC Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT1_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.)	0x01

			0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	
5	rw	<b>URT1_RXMSB_EN</b>	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	<b>URT1_RXPAR_STK</b>	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT1_RXPAR_POL</b>	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	<b>URT1_RXPAR_EN</b>	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	<b>URT1_RXDSIZE</b>	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.19.7. URT1 control register 2

<b>URT1_CR2</b>	<b>URT1 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>URT1_DOUT_IDL[1:0]</b>	<b>URT1_DOUT_MDS</b>	<b>Reserved</b>	<b>URT1_NSSI_EN</b>	<b>URT1_NSS_SWEN</b>	<b>URT1_NSS_INV</b>	<b>URT1_NSSI_INV</b>	
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>URT1_NSS_SWI</b>	<b>URT1_NSS_SWO</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>			<b>URT1_TX_HALT</b>	<b>URT1_TX_EN</b>	<b>URT1_RX_EN</b>	<b>URT1_ADR_TX</b>	<b>URT1_BK_TX</b>

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>URT1_DOUT_IDL</b>	UART SPI mode idle state data output value. When SPI master mode URTx_DOUT_MDS is enabled, the URTx_TX output is with driving during idle state and the output level is set by this bit. 0x0 = LBIT (Last data bit) 0x1 = Reserved 0x2 = 0 (Output 0) 0x3 = 1 (Output 1)	0x00
29	rw	<b>URT1_DOUT_MDS</b>	UART SPI master standard mode idle state data output mode select. When disables and data transfers during idle state, the MOSI will output with tristate for master mode. When enables and data transfers during idle state, the MOSI will output with driving for master mode. 0 = Disable : Output with tristate 1 = Enable : Output with driving	0x00
28	-	<b>Reserved</b>	Reserved	0x00

27	rw	URT1_NSSI_EN	UART NSS signal input function enable when UART configure to synchronous mode SPI Slave. 0 = Disable 1 = Enable	0x00
26	rw	URT1_NSS_SWEN	UART NSS signal output use software control bit enable. 0 = Disable 1 = Enable	0x00
25	rw	URT1_NSS_INV	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable	0x00
24	rw	URT1_NSSI_INV	UART NSS input signal inverse enable. 0 = Disable 1 = Enable	0x00
23..18	-	Reserved	Reserved	0x00
17	r	URT1_NSS_SWI	UART NSS signal software input status bit.	0x00
16	rw	URT1_NSS_SWO	UART NSS signal software output control bit when URTx_NSS_SWEN is disable.	0x00
15..8	-	Reserved	Reserved	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT1_TX_HALT	UART transmitter halt enable. 0 = Disable 1 = Enable	0x00
3	rw	URT1_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	URT1_RX_EN	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable	0x00
1	rw	URT1_ADR_TX	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address	0x00
0	rw	URT1_BK_TX	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break	0x00

### 1.19.8. URT1 control register 3

URT1_CR3		URT1 control register 3					
Offset Address :		0x1C		Reset Value :		0x0000A00	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT1_TXGT_LEN[7:0]							
15	14	13	12	11	10	9	8
URT1_DET_IDL[7:0]							
7	6	5	4	3	2	1	0
Reserved			URT1_DET_BK	Reserved	URT1_CPHA	URT1_CPOL	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT1_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART, SYNC, ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT1_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT1_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT1_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT1_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.19.9. URT1 control register 4

URT1_CR4	URT1 control register 4
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT1_TNUM[2:0]			Reserved	URT1_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT1_TDAT_CLR	URT1_RDAT_CLR	URT1_TDAT_INV	URT1_RDAT_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT1_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00

10..8	rw	<b>URT1_RNUM</b>	UART received data byte number when data shadow buffer last transfer to URTx_RDAT register. Firmware can write an initial value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
7	w	<b>URT1_TDAT_CLR</b>	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	<b>URT1_RDAT_CLR</b>	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	<b>URT1_TDAT_INV</b>	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	<b>URT1_RDAT_INV</b>	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

### 1.19.10. URT1 baud-rate clock counter reload register

<b>URT1_RLR</b>	<b>URT1 baud-rate clock counter reload register</b>
Offset Address :	Reset Value :
<b>0x24</b>	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>URT1_PSR[5:0]</b>					
7	6	5	4	3	2	1	0
<b>URT1_RLR[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..14	-	<b>Reserved</b>	Reserved	0x00
13..8	rw	<b>URT1_PSR</b>	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	<b>URT1_RLR</b>	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.19.11. URT1 baud-rate clock counter register

URT1_CNT	URT1 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		URT1_PSC[5:0]					
7	6	5	4	3	2	1	0
URT1_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT1_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT1_CNT	UART baud-rate clock counter value register.	0x00

### 1.19.12. URT1 RX data capture register

URT1_RCAP	URT1 RX data capture register						
Offset Address :	0x2C	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT1_RCAP_ADR	URT1_RCAP_PAR	URT1_RCAP_STP
7	6	5	4	3	2	1	0
URT1_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT1_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT1_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT1_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT1_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode. The capture data is affected by data order Msb first setting in URTx_RXMSB_EN. But it not affected by received data inverse setting in URTx_RDAT_INV.	0x00

### 1.19.13. URT1 RX data register

URT1_RDAT	URT1 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
URT1_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT1_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT1_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT1_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT1_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

#### 1.19.14. URT1 TX data register

URT1_TDAT	URT1 TX data register		
Offset Address :	0x34	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT1_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT1_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT1_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT1_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT1_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

#### 1.19.15. URT1 TX data 3-byte register

URT1_TDAT3		URT1 TX data 3-byte register	
Offset Address :	0x38	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT1_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT1_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT1_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT1_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

#### 1.19.16. URT1 data shift buffer register

URT1_SBUF		URT1 data shift buffer register	
Offset Address :	0x3C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT1_TSBUFF[7:0]							
7	6	5	4	3	2	1	0



## URT1\_RSBUF[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT1_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT1_RSBUF	UART RX data shift buffer register.	0x00

## 1.19.17. URT1 timeout control register

## URT1\_TMOUT

## URT1 timeout control register

Offset Address : 0x40

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
URT1_CALTMO_TH[3:0]				URT1_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT1_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT1_TMO_LCK	URT1_TMO_STA	Reserved			URT1_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT1_CALTMO_EN	URT1_BKTMO_EN	URT1_RXTMO_EN	URT1_IDTMO_EN	URT1_TMO_MDS[1:0]		URT1_TMO_RST	URT1_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT1_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*BASE. When URT0_BR_MDS sets 'Separated', the BASE value is 0x10 and value 0 indicates counter overflow value 0xFF. When URT0_BR_MDS sets 'Combined', the BASE value is 0x100 and value 0 indicates counter overflow value 0xFFFF. When calibration has finished, the TMO counter value will be copied to update the baud-rate generator BRO timer. If calibration timeout is happened, the BRO timer will keep the old baud-rate setting.	0x00
27..24	rw	URT1_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT1_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT1_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT1_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT1_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTxBIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTxBIT clock)	0x00

			0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	
7	rw	URT1_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	0x00
6	rw	URT1_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT1_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT1_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT1_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART (UART timeout timer) 0x1 = General (general timer)	0x00
1	rw	URT1_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT1_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.19.18. URT1 timeout control register 2

URT1_TMOUT2		URT1 timeout control register 2					
Offset Address :		0x44		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
URT1_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT1_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT1_IDTMO_TH[15:8]							
7	6	5	4	3	2	1	0
URT1_IDTMO_TH[7:0]							
Bit	Attr	Bit Name		Description			Reset

31..16	rw	<b>URT1_TMO_CNT</b>	UART timeout counter value.	0x0000
15..0	rw	<b>URT1_IDTMO_TH</b>	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.19.19. URT1 SmartCard control register

<b>URT1_SC</b>	<b>URT1 SmartCard control register</b>
Offset Address :	<b>0x48</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	<b>URT1_RXE_NUM[2:0]</b>			Reserved	<b>URT1_TXE_NUM[2:0]</b>		
7	6	5	4	3	2	1	0
Reserved			<b>URT1_RXE_LEN</b>	<b>URT1_TXE_MDS[1:0]</b>		<b>URT1_RXE_MDS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	<b>URT1_RXE_NUM</b>	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	<b>URT1_TXE_NUM</b>	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	<b>URT1_RXE_LEN</b>	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	<b>URT1_TXE_MDS</b>	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	<b>URT1_RXE_MDS</b>	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM	0x00

		0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	
--	--	--	--

### 1.19.20. URT1 slave address detect register

<b>URT1_SADR</b>	<b>URT1 slave address detect register</b>
Offset Address :	<b>0x4C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT1_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT1_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT1_SA_MSK	UART multi-processor slave address mask register. URTx_SA_RX register is combined with URTx_SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URTx_SA_MSK functions as the 'mask' register for URTx_SA_RX register. The slave address is created by taking the logical OR of URTx_SA_RX and URTx_SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT1_SA_RX	UART multi-processor mode received slave address. When URTx_MDS select multi-processor mode and URTx_SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URTx_RCAP register.	0x00

### 1.19.21. URT1 calibration control register

<b>URT1_CAL</b>	<b>URT1 calibration control register</b>
Offset Address :	<b>0x50</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT1_CALC_HE	Reserved			URT1_CAL_MDS[1:0]		URT1_CAL_AUTO	URT1_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	URT1_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6..4	-	Reserved	Reserved	0x00

3..2	rw	<b>URT1_CAL_MDS</b>	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	<b>URT1_CAL_AUTO</b>	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URTx_CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT1_CAL_EN</b>	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.19.22. URT1 IrDA control register

<b>URT1_IRDA</b>	<b>URT1 IrDA control register</b>
Offset Address :	0x54
Reset Value :	0x00000300

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT1_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						URT1_IR_MDS	URT1_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	<b>URT1_IR_PW</b>	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	rw	<b>URT1_IR_MDS</b>	UART IrDA data received mode select. When selects Normal and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000 then output bit value 0 and others output 1. When selects Wide and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000,001,010,100 then output bit value 0 and others output 1. 0 = Normal 1 = Wide	0x00
0	rw	<b>URT1_IR_EN</b>	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

### 1.19.23. URT1 hardware flow control register

<b>URT1_HFC</b>	<b>URT1 hardware flow control register</b>
-----------------	--

Offset Address : **0x58**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT1_RTS_OUT	URT1_RTS_INV	URT1_CTS_INV	URT1_RTS_EN	URT1_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT1_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3	rw	URT1_RTS_INV	URT <sub>x</sub> _RTS output inverse enable. When URT <sub>x</sub> _EN is disabled and the RTS output is set by URT <sub>x</sub> _RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	URT1_CTS_INV	URT <sub>x</sub> _CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	URT1_RTS_EN	UART RTS hardware flow control enable. When enables, URT <sub>x</sub> _RTS signal will output high if RX buffer is full. It will change URT <sub>x</sub> _RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	URT1_CTS_EN	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URT <sub>x</sub> _RTS signal high. It will automatically transmit next data when URT <sub>x</sub> _RTS change to low. 0 = Disable 1 = Enable	0x00

### 1.19.24. URT1 mute control register

#### URT1\_MUTE

#### URT1 mute control register

Offset Address : **0x5C**Reset Value : **0x00010100**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT1_MUTE_AEX2	URT1_MUTE_AEX1	URT1_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT1_MUTE_AEN1	URT1_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT1_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	URT1_MUTE_AEX2	UART auto exit mute mode and receive data by idle line	0x00

			detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	
17	rw	URT1_MUTE_AEX1	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	URT1_MUTE_AEX0	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	URT1_MUTE_AEN1	UART mute mode auto enter by idle line detection enable bit. When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
8	rw	URT1_MUTE_AEN0	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT1_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.19.25. URT1 Register Map

URT1 Register Map

Register Number = 24

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	URT1_STA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	URT1_INT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	URT1_CLK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	URT1_STA2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	URT1_CR0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	URT1_CR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x0F400F40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	URT1_CR2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	URT1_CR3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0x00000A00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



MG32F02N Register Definitions (2025\_0401) Page-329

MG32F02N Register Definitions (2025\_0401) Page-330

## 1.20. URT2 Control Registers

<b>URT2 Control</b>	<b>(URT2) UART Control Module-2</b>
Base Address :	<b>0x52020000</b>

## 1.20.1. URT2 status register 1

URT2_STA	URT2 status register 1		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_CALTMOF	URT2_BKTMOF	URT2_IDTMOF	URT2_RXTMOF	Reserved	URT2_TUDRF	URT2_TXEF
23	22	21	20	19	18	17	16
URT2_ROVRF	URT2_NCEF	URT2_FEF	URT2_PEF	URT2_NSSF	URT2_CTSF	URT2_IDLF	URT2_BKF
15	14	13	12	11	10	9	8
URT2_CALOVF	URT2_CALUDF	URT2_CALCF	URT2_TMOF	URT2_BRTF	URT2_SADRF	Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_TXF	URT2_RXF	URT2_RXDF	URT2_LSF	URT2_ERRF	URT2_TCF	URT2_UGF	URT2_RHF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT2_CALTMOF	UART auto baud-rate calibration sync field receive time-out time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	URT2_BKTMOF	UART break receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	URT2_IDTMOF	UART idle state time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27	rw	URT2_RXTMOF	UART receive time out flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT2_TUDRF	UART SPI slave mode transmit underrun flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
24	rw	URT2_TXEF	UART TX error detect flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
23	rw	URT2_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	URT2_NCEF	UART receive noised character error flag. (set by hardware	0x00

			and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
21	rw	URT2_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT2_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	URT2_NSSF	UART SPI slave mode NSS signal inactive detect interrupt flag. (set by hardware and clear by software writing 1) When the module is configured to SPI slave mode, this flag is asserted if the input NSS signal has changed from active to inactive. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	URT2_CTSF	UART CTS change detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	URT2_IDLF	UART idle line detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	URT2_BKF	UART break condition detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	URT2_CALOVF	UART auto baud-rate calibration overflow status flag. This flag is asserted when the baud-rate calibration counter is changed overflow during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	r	URT2_CALUDF	UART auto baud-rate calibration underflow status flag. This flag is asserted when the baud-rate calibration counter is changed to zero during baud-rate calibration (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	URT2_CALCF	UART auto baud-rate calibration complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	URT2_TMOF	UART timeout timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	URT2_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	URT2_SADRF	UART slave address matched flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT2_TXF	UART transmit data register empty. (set by hardware and clear	0x00

			by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
6	rw	URT2_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	URT2_RXDF	UART received data byte number is different from previous received data byte number for URTx_RDAT register. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	URT2_LSF	UART line statue flag for break condition, idle line, CTS detect. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	URT2_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT2_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT2_UGF	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALC_F flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	rw	URT2_RHF	UART receive hold flag. It indicates one of hardware hold event is happened when this flag is set. In the condition, the shift buffer is held and do not load data to shadow buffer until this bit is cleared. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

### 1.20.2. URT2 interrupt enable register

URT2_INT	URT2 interrupt enable register	
Offset Address :	0x04	Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_CALTMO_IE	URT2_BKTMO_IE	URT2_IDTMO_IE	URT2_RXTMO_IE	Reserved	URT2_TUDR_IE	URT2_TXE_IE
23	22	21	20	19	18	17	16
URT2_ROVR_IE	URT2_NCE_IE	URT2_FE_IE	URT2_PE_IE	URT2_NSS_IE	URT2_CTS_IE	URT2_IDL_IE	URT2_BK_IE
15	14	13	12	11	10	9	8

Reserved		URT2_CALC_IE	URT2_TMO_IE	URT2_BRT_IE	URT2_SADR_IE	Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_TX_IE	URT2_RX_IE	Reserved	URT2_LS_IE	URT2_ERR_IE	URT2_TC_IE	URT2_UG_IE	URT2_IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT2_CALTMO_IE	UART auto baud-rate calibration sync field receive time-out time out interrupt enable. 0 = Disable 1 = Enable	0x00
29	rw	URT2_BKTMO_IE	UART break receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
28	rw	URT2_IDTMO_IE	UART idle state time out interrupt enable. 0 = Disable 1 = Enable	0x00
27	rw	URT2_RXTMO_IE	UART receive time out interrupt enable. 0 = Disable 1 = Enable	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT2_TUDR_IE	UART SPI slave mode transmit underrun interrupt enable. 0 = Disable 1 = Enable	0x00
24	rw	URT2_TXE_IE	UART TX error detect interrupt enable. Refer to the register descriptions of URTx_TXE_MDS for detail. 0 = Disable 1 = Enable	0x00
23	rw	URT2_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	rw	URT2_NCE_IE	UART receive noised character interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	URT2_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT2_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	rw	URT2_NSS_IE	UART SPI slave mode NSS signal inactive detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	URT2_CTS_IE	UART CTS change detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	rw	URT2_IDL_IE	UART idle line detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	URT2_BK_IE	UART break condition detect interrupt enable. 0 = Disable 1 = Enable	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	URT2_CALC_IE	UART auto baud-rate calibration complete interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	URT2_TMO_IE	UART timeout timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00

11	rw	URT2_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	URT2_SADR_IE	UART slave address matched interrupt enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT2_TX_IE	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	URT2_RX_IE	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT2_LS_IE	UART line statue flag for break condition, idle line, CTS detect. 0 = Disable 1 = Enable	0x00
3	rw	URT2_ERR_IE	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	URT2_TC_IE	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	URT2_UG_IE	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	URT2_IEA	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.20.3. URT2 clock source register

<b>URT2_CLK</b>	<b>URT2 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	URT2_BR_CKS	URT2_CKO_LCK	URT2_CKO_STA	URT2_BRO_LCK	URT2_BRO_STA	URT2_BR_MDS	URT2_BR_EN
23	22	21	20	19	18	17	16
Reserved	URT2_TX_CKS[1:0]			Reserved	URT2_RX_CKS[1:0]		
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT2_ECK_CKS	Reserved	URT2_CLK_CKS	URT2_CLK_EN	URT2_CK_SEL[2:0]			Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	URT2_BR_CKS	UART baud-rate timer clock source select. 0 = PSC : CK_URT <sub>x</sub> _PSC from clock prescaler output 1 = CK_URT <sub>x</sub> : CK_URT <sub>x</sub> from UART internal clock input	0x00
29	rw	URT2_CKO_LCK	UART PSC clock output signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00

			0 = Locked 1 = Un-Locked	
28	rw	<b>URT2_CKO_STA</b>	UART PSC clock output signal initial state. The bit is written effectively only by written 1 to URTx_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27	rw	<b>URT2_BRO_LCK</b>	UART baud-rate timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
26	rw	<b>URT2_BRO_STA</b>	UART baud-rate timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_BRO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>URT2_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT2_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	rw	<b>URT2_TX_CKS</b>	UART transmission clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>URT2_RX_CKS</b>	UART receive clock source select. 0x0 = Internal : UART internal clock source CK_URTx_INT 0x1 = TM01_TRGO 0x2 = TM10_TRGO 0x3 = EXT_CLK (external clock from URTx_CLK pin)	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7	rw	<b>URT2_ECK_CKS</b>	UART external clock IO select. When select 'RX', the external clock is connected to the selected signal which is selected from URTx_RX or URTx_TX by URTx_IO_SWAP. 0 = CLK : URTx_CLK pin 1 = RX : receiving signal	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>URT2_CLK_CKS</b>	UART external clock output source select. 0 = OUT : CK_URTx_OUT from clock output divider 1 = SC : CK_URTx_SC from clock input prescaler	0x00
4	rw	<b>URT2_CLK_EN</b>	URTx_CLK signal output enable. 0 = Disable 1 = Enable	0x00
3..1	rw	<b>URT2_CK_SEL</b>	UART internal clock CK_URTx source select. 0x0 = PROC : CK_URTx_PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO 0x4 = EXT_CLK (external clock from URTx_ECK signal)	0x00
0	-	<b>Reserved</b>	Reserved	0x00



## 1.20.4. URT2 status register 2

<b>URT2_STA2</b>	<b>URT2 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	URT2_TX_LVL[2:0]			Reserved	URT2_RX_LVL[2:0]		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	URT2_CTS	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
URT2_IR_BUSYF	URT2_BKBF	URT2_NCF	Reserved	Reserved	URT2_ADR	URT2_PAR	URT2_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	r	URT2_TX_LVL	UART data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
27	-	Reserved	Reserved	0x00
26..24	r	URT2_RX_LVL	UART data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	r	URT2_CTS	UART CTS line status bit. This bit reflects the CTS line status which is the watched point behind the CTS input inverter.	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	r	URT2_IR_BUSYF	UART IrDA data received busy flag. 0 = No (No IrDA signal detect) 1 = Busy (detect some IrDA signal)	0x00
6	r	URT2_BKBF	UART send break busy flag. (set and clear by hardware) 0 = Normal (No break transmitted or transmit finished) 1 = Busy (Event happened)	0x00
5	r	URT2_NCF	UART receive noised character flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	r	URT2_ADR	UART data receive slave address bit of shift buffer.	0x00
1	r	URT2_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT2_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

## 1.20.5. URT2 control register 0

<b>URT2_CR0</b>	<b>URT2 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
URT2_DMA_TXEN	URT2_DMA_RXEN	URT2_DDTX_EN	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT2_LBM_EN	URT2_NCHAR_DIS	URT2_NCHAR_HE	URT2_IDL_MDS	Reserved	Reserved	URT2_RX_TH[1:0]	Reserved
15	14	13	12	11	10	9	8
URT2_DE_GT[1:0]	URT2_DE_INV	URT2_DE_EN	URT2_TX_INV	URT2_RX_INV	URT2_SYNC_MDS	URT2_IO_SWP	Reserved
7	6	5	4	3	2	1	0
URT2_GSA_EN	URT2_MDS[2:0]	URT2_DAT_LINE	URT2_HDX_EN	URT2_OS_MDS	URT2_EN	Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31	rw	URT2_DMA_TXEN	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. This bit is enabled to write if URTx_TX_EN=0. 0 = Disable 1 = Enable	0x00
30	rw	URT2_DMA_RXEN	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. This bit is enabled to write if URTx_RX_EN=0. 0 = Disable 1 = Enable	0x00
29	rw	URT2_DDTX_EN	Hardware force to disable DMA TX function enable bit when detects a break condition. When enables, hardware will disable the URTx_DMA_TXEN bit if hardware detects a break condition. Also, the URTx_DMA_RXEN bit is disabled in this condition. When disables, hardware will keep to do DMA TX function if hardware detects a break condition. 0 = Disable 1 = Enable	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT2_LBM_EN	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX ,CTS -> RTS). 0 = Disable 1 = Enable	0x00
22	rw	URT2_NCHAR_DIS	UART receiving noised character disable bit. When disables, the received noised character is skipped and does not assert the URTx_RXF interrupt. Also the noised character will copy to URTx_RCAP data register. When enables, the noised character is accepted for receiving. 0 = Enable (Accept noised character) 1 = Disable (Skip noised character)	0x00
21	rw	URT2_NCHAR_HE	UART receiving hold enable bit if receives a noised character. This bit is no effect when URTx_NCHAR_DIS=0. When enables and URTx_NCHAR_DIS=1, the received data will be hold from shift buffer to shadow buffer and the URTx_RHF will be active after received noised character. Until the URTx_RHF is cleared, chip will release the hold function. 0 = Disable 1 = Enable	0x00
20	rw	URT2_IDL_MDS	UART idle line detect management mode select. When selects 'Load' and detects idle line, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH if shadow buffer is not empty.	0x00

			0 = No (No operation) 1 = Load (Force to load shadow buffer)	
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>URT2_RX_TH</b>	UART data buffer high threshold for received access. This register will set to '0' (1byte) and is no effect for register written if URTx_DMA_RXEN is enabled. 0x0 = 1byte (default) 0x1 = 2byte 0x2 = 3byte 0x3 = 4byte	0x00
15..14	rw	<b>URT2_DE_GT</b>	URT <sub>x</sub> _DE signal output guard time select by unit of bit time. The selection set both asserted time before START bit and deasserted time after last STOP bit. 0x0 = 1/4 0x1 = 1/2 0x2 = 1 0x3 = 2	0x00
13	rw	<b>URT2_DE_INV</b>	URT <sub>x</sub> _DE signal inverse enable. The hardware DE output default is low level. 0 = Disable 1 = Enable	0x00
12	rw	<b>URT2_DE_EN</b>	URT <sub>x</sub> _DE signal output enable. 0 = Disable 1 = Enable	0x00
11	rw	<b>URT2_TX_INV</b>	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT2_RX_INV</b>	URT <sub>x</sub> _RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	rw	<b>URT2_SYNC_MDS</b>	UART SYNC mode(SPI) select. 0 = Master : SPI Master 1 = Slave : SPI Slave	0x00
8	rw	<b>URT2_IO_SWP</b>	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	<b>URT2_GSA_EN</b>	UART multi-processor global slave address enable.	0x00
6..4	rw	<b>URT2_MDS</b>	UART mode select. The Idle-line and Address-bit modes are using for multi-processor control. When selects IDLE or ADR mode, both URT <sub>x</sub> _MUTE_AEN0 and URT <sub>x</sub> _MUTE_AEX0 must be enabled. 0x0 = UART : UART mode 0x1 = SYNC : Synchronous/Shift-Register mode 0x2 = IDLE : Idle-line mode for multi-processor 0x3 = ADR : Address-bit mode for multi-processor	0x00
3	rw	<b>URT2_DAT_LINE</b>	UART communication data line select. 0 = 2 : 2-lines separated ~ URT <sub>x</sub> _RX , URT <sub>x</sub> _TX 1 = 1 : 1-line Bidirectional ~URT <sub>x</sub> _TX only.	0x00
2	rw	<b>URT2_HDX_EN</b>	UART Half-duplex mode enable. When enables and UART is during transmission data, the URT <sub>x</sub> _RX input is no using and the data does not transfer into shadow buffer. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT2_OS_MDS</b>	UART RX data oversampling majority vote select. 0 = Three : Three sample bits method 1 = One : One sample bit method and noise free	0x00
0	rw	<b>URT2_EN</b>	UART function enable bit. 0 = Disable 1 = Enable	0x00

## 1.20.6. URT2 control register 1

<b>URT2_CR1</b>	<b>URT2 control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x0F400F40</b>

31	30	29	28	27	26	25	24
Reserved	Reserved		URT2_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT2_TXSTP_LEN[1:0]		URT2_TXMSB_EN	URT2_TXPAR_STK	URT2_TXPAR_POL	URT2_TXPAR_EN	URT2_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			URT2_RXOS_NUM[4:0]				
7	6	5	4	3	2	1	0
URT2_RXSTP_LEN[1:0]		URT2_RXMSB_EN	URT2_RXPAR_STK	URT2_RXPAR_POL	URT2_RXPAR_EN	URT2_RXDSIZE[1:0]	

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..29	-	Reserved	Reserved	0x00
28..24	rw	URT2_TXOS_NUM	UART TX data oversampling samples select. When selects SYNC/SPI Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_TX_EN set 1.)	0x0F
23..22	rw	URT2_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	0x01
21	rw	URT2_TXMSB_EN	UART TX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
20	rw	URT2_TXPAR_STK	UART stuck parity bit output enable. When enables and URTx_TXPAR_EN=1, parity bit output fixed value by URTx_TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT2_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT2_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT2_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	Reserved	Reserved	0x00
12..8	rw	URT2_RXOS_NUM	UART RX data oversampling samples select. When selects SYNC Master mode, the valid value is from 1 to 31 for oversampling number from 2 to 32. When selects other modes, the valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URTx_RX_EN set 1.)	0x0F
7..6	rw	URT2_RXSTP_LEN	UART RX stop bit length select. (This register is written no effect if URTx_RX_EN set 1.)	0x01

			0x0 = 0.5bit 0x1 = 1bit 0x2 = 1.5bit 0x3 = 2bit	
5	rw	<b>URT2_RXMSB_EN</b>	UART RX data order Msb first enable. When disables , the Lsb bit will be the first bit. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
4	rw	<b>URT2_RXPAR_STK</b>	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT2_RXPAR_POL</b>	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	rw	<b>URT2_RXPAR_EN</b>	UART RX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0 = Disable 1 = Enable	0x00
1..0	rw	<b>URT2_RXDSIZE</b>	UART RX data bit length. It is not including START, STOP, ADR or PARITY bits. This bit is no effect for SPI and SYNC mods. (This register is written no effect if URTx_RX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00

### 1.20.7. URT2 control register 2

<b>URT2_CR2</b>	<b>URT2 control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>URT2_DOUT_IDL[1:0]</b>	<b>URT2_DOUT_MDS</b>	<b>Reserved</b>	<b>URT2_NSSI_EN</b>	<b>URT2_NSS_SWEN</b>	<b>URT2_NSS_INV</b>	<b>URT2_NSSI_INV</b>	
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>URT2_NSS_SWI</b>	<b>URT2_NSS_SWO</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>			<b>URT2_TX_HALT</b>	<b>URT2_TX_EN</b>	<b>URT2_RX_EN</b>	<b>URT2_ADR_TX</b>	<b>URT2_BK_TX</b>

Bit	Attr	Bit Name	Description	Reset
31..30	rw	<b>URT2_DOUT_IDL</b>	UART SPI mode idle state data output value. When SPI master mode URTx_DOUT_MDS is enabled, the URTx_TX output is with driving during idle state and the output level is set by this bit. 0x0 = LBIT (Last data bit) 0x1 = Reserved 0x2 = 0 (Output 0) 0x3 = 1 (Output 1)	0x00
29	rw	<b>URT2_DOUT_MDS</b>	UART SPI master standard mode idle state data output mode select. When disables and data transfers during idle state, the MOSI will output with tristate for master mode. When enables and data transfers during idle state, the MOSI will output with driving for master mode. 0 = Disable : Output with tristate 1 = Enable : Output with driving	0x00
28	-	<b>Reserved</b>	Reserved	0x00

27	rw	<b>URT2_NSSI_EN</b>	UART NSS signal input function enable when UART configure to synchronous mode SPI Slave. 0 = Disable 1 = Enable	0x00
26	rw	<b>URT2_NSS_SWEN</b>	UART NSS signal output use software control bit enable. 0 = Disable 1 = Enable	0x00
25	rw	<b>URT2_NSS_INV</b>	UART NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable	0x00
24	rw	<b>URT2_NSSI_INV</b>	UART NSS input signal inverse enable. 0 = Disable 1 = Enable	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	r	<b>URT2_NSS_SWI</b>	UART NSS signal software input status bit.	0x00
16	rw	<b>URT2_NSS_SWO</b>	UART NSS signal software output control bit when URTx_NSS_SWEN is disable.	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>URT2_TX_HALT</b>	UART transmitter halt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT2_TX_EN</b>	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT2_RX_EN</b>	UART receiver enable. When URTx_MDS selects SYNC mode and URTx_DAT_LINE sets 1-line, enables this bit is used to set receiver mode only and disables this bit is used to set transmission mode only. 0 = Disable 1 = Enable	0x00
1	rw	<b>URT2_ADR_TX</b>	UART slave address for next data transmitted. This bit will clear by hardware after slave address sending end. If this bit and URTx_BK_TX are both set to 1, only the URTx_BK_TX function is action. Refer the URTx_TXGT_LEN register descriptions for more information. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Address	0x00
0	rw	<b>URT2_BK_TX</b>	UART break condition for next data transmitted. This bit will clear by hardware after break condition sending end. If this bit and URTx_ADR_TX are both set to 1, only the URTx_BK_TX function is action. (set by software and clear by hardware) 0 = Normal 1 = Send : Send Break	0x00

### 1.20.8. URT2 control register 3

<b>URT2_CR3</b>		<b>URT2 control register 3</b>					
Offset Address :		<b>0x1C</b>	Reset Value :		<b>0x0000A00</b>		
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>URT2_TXGT_LEN[7:0]</b>							
15	14	13	12	11	10	9	8
<b>URT2_DET_IDL[7:0]</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>			<b>URT2_DET_BK</b>	<b>Reserved</b>	<b>URT2_CPHA</b>	<b>URT2_CPOL</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	URT2_TXGT_LEN	UART TX guard time or idle-line length. (1)URT <sub>x</sub> _MDS=UART, SYNC, ADR modes: This register use as TX guard time between adjacent characters' transmission in the unit of bit time. The time is starting after STOP bit of the last character. Value 0 indicates 0 bit time. (for SmartCard minimum guard-time, counting start at Start bit = 12+{0~254} bit time ) (2)URT <sub>x</sub> _MDS=IDLE mode: This register use as the idle-line length in the unit of bit time.	0x00
15..8	rw	URT2_DET_IDL	UART idle line detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 2 bit time. The value 0 is invalid.	0x0A
7..5	-	Reserved	Reserved	0x00
4	rw	URT2_DET_BK	UART bit time select for break detection or transmission. For data receiving, the detect time is a character time plus this value after last STOP bit cycle. For data transmission, the break generation guard time is a character time plus this value+3 bit time. 0x0 = 1Bit 0x1 = 3Bit	0x00
3	-	Reserved	Reserved	0x00
2	rw	URT2_CPHA	UART clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	URT2_CPOL	UART clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	-	Reserved	Reserved	0x00

### 1.20.9. URT2 control register 4

URT2_CR4	URT2 control register 4
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	URT2_TNUM[2:0]			Reserved	URT2_RNUM[2:0]		
7	6	5	4	3	2	1	0
URT2_TDAT_CLR	URT2_RDAT_CLR	URT2_TDAT_INV	URT2_RDAT_INV	Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14..12	r	URT2_TNUM	UART remained data byte number in data register. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
11	-	Reserved	Reserved	0x00



10..8	rw	URT2_RNUM	UART received data byte number when data shadow buffer last transfer to URTx_RDAT register. Firmware can write an initial value for received byte number comparison for URTx_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
7	w	URT2_TDAT_CLR	UART transmitted data clear enable. When enables, the transmitted data buffer will be flushed and URTx_TXF flag is set. Also URTx_TNUM and URTx_TX_LVL are cleared. It allows discarding the data when data has not been send under NACK error and frame error is active for SmartCard mode. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
6	w	URT2_RDAT_CLR	UART received data clear enable. When enables, the received data buffer will be flushed and URTx_RXF flag is cleared. Also URTx_RNUM and URTx_RX_LVL are cleared. It allows discarding the data without reading it and avoid a data overrun condition. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
5	rw	URT2_TDAT_INV	UART inverse transmitted data enable. When enables, the transmitted data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
4	rw	URT2_RDAT_INV	UART inverse received data enable. When enables, the received data bits are inverted but Start, Stop, Address and Parity bits are not inverted. 0 = Disable 1 = Enable	0x00
3..0	-	Reserved	Reserved	0x00

### 1.20.10. URT2 baud-rate clock counter reload register

<b>URT2_RLR</b>	<b>URT2 baud-rate clock counter reload register</b>
Offset Address :	Reset Value :
0x24	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		URT2_PSR[5:0]					
7	6	5	4	3	2	1	0
URT2_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT2_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT2_RLR	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.20.11. URT2 baud-rate clock counter register



URT2_CNT	URT2 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		URT2_PSC[5:0]					
7	6	5	4	3	2	1	0
URT2_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT2_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT2_CNT	UART baud-rate clock counter value register.	0x00

### 1.20.12. URT2 RX data capture register

URT2_RCAP	URT2 RX data capture register						
Offset Address :	0x2C	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					URT2_RCAP_ADR	URT2_RCAP_PAR	URT2_RCAP_STP
7	6	5	4	3	2	1	0
URT2_RCAP_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..11	-	Reserved	Reserved	0x00
10	rw	URT2_RCAP_ADR	UART capture address bit from RX shift buffer.	0x00
9	rw	URT2_RCAP_PAR	UART capture parity bit from RX shift buffer.	0x00
8	rw	URT2_RCAP_STP	UART capture stop bit from RX shift buffer.	0x00
7..0	rw	URT2_RCAP_DAT	UART capture data from RX shift buffer for Parity error / Frame error / Break detect / Slave-Address detect matched / Calibration Sync Character / Noise Character. The capture function is disabled for synchronous mode. The capture data is affected by data order Msb first setting in URTx_RXMSB_EN. But it not affected by received data inverse setting in URTx_RDAT_INV.	0x00

### 1.20.13. URT2 RX data register

URT2_RDAT	URT2 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
URT2_RDAT[31:24]							
23	22	21	20	19	18	17	16
URT2_RDAT[23:16]							
15	14	13	12	11	10	9	8
URT2_RDAT[15:8]							
7	6	5	4	3	2	1	0
URT2_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	URT2_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00000000

#### 1.20.14. URT2 TX data register

URT2_TDAT	URT2 TX data register		
Offset Address :	0x34	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
URT2_TDAT[31:24]							
23	22	21	20	19	18	17	16
URT2_TDAT[23:16]							
15	14	13	12	11	10	9	8
URT2_TDAT[15:8]							
7	6	5	4	3	2	1	0
URT2_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	URT2_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00000000

#### 1.20.15. URT2 TX data 3-byte register

URT2_TDAT3		URT2 TX data 3-byte register	
Offset Address :	0x38	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT2_TDAT3[23:16]							
15	14	13	12	11	10	9	8
URT2_TDAT3[15:8]							
7	6	5	4	3	2	1	0
URT2_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	URT2_TDAT3	UART transmitted data register for 3-byte data write only. Write this register will clear the URTx_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

#### 1.20.16. URT2 data shift buffer register

URT2_SBUF		URT2 data shift buffer register	
Offset Address :	0x3C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT2_TSBUFF[7:0]							
7	6	5	4	3	2	1	0

## URT2\_RSBUF[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT2_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT2_RSBUF	UART RX data shift buffer register.	0x00

## 1.20.17. URT2 timeout control register

## URT2\_TMOUT

## URT2 timeout control register

Offset Address : 0x40

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
URT2_CALTMO_TH[3:0]				URT2_BKTMO_TH[3:0]			
23	22	21	20	19	18	17	16
URT2_RXTMO_TH[7:0]							
15	14	13	12	11	10	9	8
URT2_TMO_LCK	URT2_TMO_STA	Reserved			URT2_TMO_CKS[2:0]		
7	6	5	4	3	2	1	0
URT2_CALTMO_EN	URT2_BKTMO_EN	URT2_RXTMO_EN	URT2_IDTMO_EN	URT2_TMO_MDS[1:0]		URT2_TMO_RST	URT2_TMO_EN

Bit	Attr	Bit Name	Description	Reset
31..28	rw	URT2_CALTMO_TH	UART calibration timeout detect threshold value for TMO counter value comparison. When the TMO counter over the threshold, the calibration timeout is happened. The timeout threshold equals (register value)*BASE. When URT0_BR_MDS sets 'Separated', the BASE value is 0x10 and value 0 indicates counter overflow value 0xFF. When URT0_BR_MDS sets 'Combined', the BASE value is 0x100 and value 0 indicates counter overflow value 0xFFFF. When calibration has finished, the TMO counter value will be copied to update the baud-rate generator BRO timer. If calibration timeout is happened, the BRO timer will keep the old baud-rate setting.	0x00
27..24	rw	URT2_BKTMO_TH	UART receive Break timeout detect threshold value by using receive bit time. The timeout threshold is starting after URTx_BKF bit asserting when hardware detect a Break character. Value 0 indicates 1 bit time.	0x00
23..16	rw	URT2_RXTMO_TH	UART RX data buffer timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character. The timeout threshold equal (register value+1)*8 (receive bit time) and value 0 indicates 8 bits time.	0x00
15	rw	URT2_TMO_LCK	UART timeout timer timeout signal initial state control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	rw	URT2_TMO_STA	UART timeout timer timeout signal initial state. The bit is written effectively only by written 1 to URTx_TMO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..11	-	Reserved	Reserved	0x00
10..8	rw	URT2_TMO_CKS	UART timeout timer clock source select. When URTx_TMO_MDS selects 'UART' mode, this register must select CK_URTx_BIT(UART) as TMO timer clock for normal operation. When selects 'Noise' and sets URTx_TMO_EN=1, the number of received noise bit is able to read from URTx_TMO_CNT. 0x0 = UART (CK_URTx_BIT clock)	0x00

			0x1 = Input (CK_UART clock input) 0x2 = Noise (Noise bit receive event) 0x3 = Reserved	
7	rw	URT2_CALTMO_EN	UART Calibration timeout detection enable bit. When enables and URTx_CAL_AUTO=1 if Break condition has detected, chip will trigger timer-out timer to start counting. After the Calibration timeout detection and the corrected auto-sync-field has not received, UART will assert Calibration timeout flag and do not update the BR counter reload value of calibration result. 0 = Disable 1 = Enable	0x00
6	rw	URT2_BKTMO_EN	UART Break timeout detection enable bit. When enables and Break condition has detected, chip will trigger time-out timer to start counting. After Break timeout detection, UART will assert Break timeout flag. 0 = Disable 1 = Enable	0x00
5	rw	URT2_RXTMO_EN	UART RX timeout enable bit for shadow buffer data loading into URTx_RDAT. When timeout happened and shadow buffer storing data >=1 byte, chip will load shadow buffer into URTx_RDAT register even though it is not over the receive threshold URTx_RX_TH. User can read data to speed process. 0 = Disable 1 = Enable	0x00
4	rw	URT2_IDTMO_EN	UART Idle timeout detection enable bit. When enables and Idle timeout has detected, UART will assert idle timeout flag. The time is starting after STOP bit of the last character. (for SmartCard maximum guard-time) 0 = Disable 1 = Enable	0x00
3..2	rw	URT2_TMO_MDS	UART timeout timer mode select. When selects general timer, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register. 0x0 = UART (UART timeout timer) 0x1 = General (general timer)	0x00
1	rw	URT2_TMO_RST	UART timeout timer force reset enable. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	rw	URT2_TMO_EN	UART timeout timer enable. 0 = Disable 1 = Enable	0x00

### 1.20.18. URT2 timeout control register 2

URT2_TMOUT2		URT2 timeout control register 2					
Offset Address :		0x44		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
URT2_TMO_CNT[15:8]							
23	22	21	20	19	18	17	16
URT2_TMO_CNT[7:0]							
15	14	13	12	11	10	9	8
URT2_IDTMO_TH[15:8]							
7	6	5	4	3	2	1	0
URT2_IDTMO_TH[7:0]							
Bit	Attr	Bit Name		Description			Reset

31..16	rw	<b>URT2_TMO_CNT</b>	UART timeout counter value.	0x0000
15..0	rw	<b>URT2_IDTMO_TH</b>	UART receive idle timeout detect threshold value by using receive bit time. The timeout threshold is starting after STOP bit of the last character and value 1 indicates 1 bit time. When selects general timer in URTx_TMO_MDS, the timer auto reload function is enabled and URTx_IDTMO_TH is used as the auto reload register.	0x0000

### 1.20.19. URT2 SmartCard control register

<b>URT2_SC</b>	<b>URT2 SmartCard control register</b>
Offset Address :	<b>0x48</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	<b>URT2_RXE_NUM[2:0]</b>			Reserved	<b>URT2_TXE_NUM[2:0]</b>		
7	6	5	4	3	2	1	0
Reserved			<b>URT2_RXE_LEN</b>	<b>URT2_TXE_MDS[1:0]</b>		<b>URT2_RXE_MDS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	<b>URT2_RXE_NUM</b>	UART RX parity error detect and NACK transmission retry maximum number. When the register value >0, chip will retry to pull low on RX line and receive data. This register set the retry maximum number for continuous RX error retry. Value 0 indicates to disable hardware auto retry.	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	<b>URT2_TXE_NUM</b>	UART TX error detect and data resend maximum number. When the register value >0, chip will resend the shift buffer data. This register set the resend maximum number for continuous TX error detection. Value 0 indicates to disable hardware auto resending.	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	<b>URT2_RXE_LEN</b>	UART RX parity error detect and NACK transmission (pull low on RX line) bit time length select. 0x0 = 1Bit 0x1 = 2Bit	0x00
3..2	rw	<b>URT2_TXE_MDS</b>	UART TX error detect mode select. It must be noticed that the URTx_TX pin needs to set open-drain mode when enables the TX error detect function. 0x0 = Disable 0x1 = CHK_Low : check asserted low by RX device (for SmartCard) 0x2 = CHK_TX : check TX data by RX input data (for LIN mode) 0x3 = Reserved	0x00
1..0	rw	<b>URT2_RXE_MDS</b>	UART RX parity error detect control mode select. When enables and detects parity error, chip will pull low on RX line during STOP bit cycle and retry to receive new data but not assert interrupt. It must be noticed that the URTx_RX pin needs to set open-drain mode when enables the parity error detect function. Value 0 indicates to disable hardware auto retry. 0x0 = Disable 0x1 = Enable : hardware RX auto retry number by setting URTx_RXE_NUM	0x00

		0x2 = Auto : hardware RX auto retry always unless receiving parity correct character	
--	--	--	--

### 1.20.20. URT2 slave address detect register

URT2_SADR	URT2 slave address detect register
Offset Address :	0x4C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT2_SA_MSK[7:0]							
7	6	5	4	3	2	1	0
URT2_SA_RX[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..8	rw	URT2_SA_MSK	UART multi-processor slave address mask register. URTx_SA_RX register is combined with URTx_SA_MSK register to form Given/Broadcast Address for automatic address recognition. In fact, URTx_SA_MSK functions as the 'mask' register for URTx_SA_RX register. The slave address is created by taking the logical OR of URTx_SA_RX and URTx_SA_MSK. Zero in this result is considered as 'don't care'. (Value 0x00 indicates to enter multi-processor monitor mode.)	0x00
7..0	rw	URT2_SA_RX	UART multi-processor mode received slave address. When URTx_MDS select multi-processor mode and URTx_SA_MSK=0x00, UART enter multi-processor monitor mode and the input slave address value can be read from URTx_RCAP register.	0x00

### 1.20.21. URT2 calibration control register

URT2_CAL	URT2 calibration control register
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT2_CALC_HE	Reserved			URT2_CAL_MDS[1:0]		URT2_CAL_AUTO	URT2_CAL_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	URT2_CALC_HE	UART auto baud-rate calibration complete data receive hold enable. When enables, the receive data will be hold from shift buffer to shadow buffer after auto baud-rate calibration complete. 0 = Disable 1 = Enable	0x00
6..4	-	Reserved	Reserved	0x00

3..2	rw	<b>URT2_CAL_MDS</b>	UART auto baud-rate calibration mode select. 0x0 = Start : measure the start bit 0x1 = Edge : measure start falling edge to next falling edge 0x2 = Reserved 0x3 = Reserved	0x00
1	rw	<b>URT2_CAL_AUTO</b>	UART Break detection and auto baud-rate calibration enable. When enables, hardware will auto enable baud-rate calibration after detect Break condition. When the calibration is finished and the URTx_CALCF is asserted. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT2_CAL_EN</b>	UART baud-rate calibration enable. When enables, calibration will start after receive expected character. This bit will clear by hardware after calibration stop. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.20.22. URT2 IrDA control register

<b>URT2_IRDA</b>	<b>URT2 IrDA control register</b>
Offset Address :	<b>0x54</b>
Reset Value :	<b>0x00000300</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT2_IR_PW[3:0]			
7	6	5	4	3	2	1	0
Reserved						URT2_IR_MDS	URT2_IR_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	<b>URT2_IR_PW</b>	UART IrDA output pulse width select. IrDA pulse width = (URT <sub>x</sub> _IR_PW+1) * T<CK_URT <sub>x</sub> _TX>. The value needs small than URT <sub>x</sub> _TXOS_NUM. Note : (1) When URT <sub>x</sub> _IR_PW value equals URT <sub>x</sub> _TXOS_NUM value, the output is keep low during data bit cycle. (2) When URT <sub>x</sub> _IR_PW value is large URT <sub>x</sub> _TXOS_NUM value, the output is keep high during data bit cycle.	0x03
7..2	-	Reserved	Reserved	0x00
1	rw	<b>URT2_IR_MDS</b>	UART IrDA data received mode select. When selects Normal and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000 then output bit value 0 and others output 1. When selects Wide and over-sampling mode URT <sub>x</sub> _OS_MDS sets Three, the IrDA sampling sequence value need equal 000,001,010,100 then output bit value 0 and others output 1. 0 = Normal 1 = Wide	0x00
0	rw	<b>URT2_IR_EN</b>	UART IrDA data format enable. When enables, the IrDA encoder and decoder enable for data stream. 0 = Disable 1 = Enable	0x00

### 1.20.23. URT2 hardware flow control register

<b>URT2_HFC</b>	<b>URT2 hardware flow control register</b>
-----------------	--

Offset Address : **0x58**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	URT2_RTS_OUT	URT2_RTS_INV	URT2_CTS_INV	URT2_RTS_EN	URT2_CTS_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	URT2_RTS_OUT	URT <sub>x</sub> _RTS output control data bit. This bit is no effect when URT <sub>x</sub> _RTS_EN is set. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3	rw	URT2_RTS_INV	URT <sub>x</sub> _RTS output inverse enable. When URT <sub>x</sub> _EN is disabled and the RTS output is set by URT <sub>x</sub> _RTS_OUT register, the bit does not affect the RTS output. 0 = Disable 1 = Enable	0x00
2	rw	URT2_CTS_INV	URT <sub>x</sub> _CTS input inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	URT2_RTS_EN	UART RTS hardware flow control enable. When enables, URT <sub>x</sub> _RTS signal will output high if RX buffer is full. It will change URT <sub>x</sub> _RTS to low when RX buffer is not full or under threshold. 0 = Disable 1 = Enable	0x00
0	rw	URT2_CTS_EN	UART CTS hardware flow control enable. When enables, transmitter will hold data transmission and enter idle state if detect URT <sub>x</sub> _RTS signal high. It will automatically transmit next data when URT <sub>x</sub> _RTS change to low. 0 = Disable 1 = Enable	0x00

### 1.20.24. URT2 mute control register

#### URT2\_MUTE

#### URT2 mute control register

Offset Address : **0x5C**Reset Value : **0x00010100**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					URT2_MUTE_AEX2	URT2_MUTE_AEX1	URT2_MUTE_AEX0
15	14	13	12	11	10	9	8
Reserved						URT2_MUTE_AEN1	URT2_MUTE_AEN0
7	6	5	4	3	2	1	0
Reserved							URT2_MUTE_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	URT2_MUTE_AEX2	UART auto exit mute mode and receive data by idle line	0x00



			detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	
17	rw	URT2_MUTE_AEX1	UART auto exit mute mode and receive data by Break condition detection enable bit. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has detected Break condition. 0 = Disable 1 = Enable	0x00
16	rw	URT2_MUTE_AEX0	UART auto exit mute mode and receive data by multi-processor slave address matched condition enable bit.. When UART enters mute mode and this bit enables, it will disable mute condition and exit mute mode if has received the defined address in URTx_SADR(URTx_MDS=0x2 or 0x3).(Default 1) 0 = Disable 1 = Enable	0x01
15..10	-	Reserved	Reserved	0x00
9	rw	URT2_MUTE_AEN1	UART mute mode auto enter by idle line detection enable bit. When enables auto mode, UART will enter mute mode after detect the defined idle-line by setting threshold timer in URTx_DET_IDL. 0 = Disable 1 = Enable	0x00
8	rw	URT2_MUTE_AEN0	UART mute mode auto enter by multi-processor slave address unmatched condition enable bit. When enables auto mode, UART will enter mute mode after received the unmatched address in URTx_SADR(URTx_MDS=0x2 or 0x3). 0 = Disable 1 = Enable	0x01
7..1	-	Reserved	Reserved	0x00
0	rw	URT2_MUTE_EN	UART mute mode enable. When enables, only receives the characters those are idle-line for multi-processor Idle-line mode , data with address bit for multi-processor Address-bit mode or break condition for UART auto calibration mode. Also, the non-address or non-break characters are not received and does not assert the URTx_RXF interrupt. If an address is received, user software can validate the address and reset this bit to continue receiving data. 0 = Disable 1 = Enable	0x00

## 1.20.25. URT2 Register Map

URT2 Register Map

Register Number = 24

0	URT2_RHF	0	URT2_IEA	0	Reserved	0	URT2_BUSYF	0	URT2_EN	0	URT2_RXDSIZE [1:0]	0	URT2_BK_TX	0	Reserved	0
1	URT2_UGF	0	URT2_UG_IE	0	URT2_CK_SEL [2:0]	0	URT2_PAR	0	URT2_OS_MDS	0	URT2_RXPAR_EN	0	URT2_ADR_TX	0	URT2_CPOL	0
2	URT2_TCF	0	URT2_TC_IE	0	Reserved	0	URT2_ADR	0	URT2_HDX_EN	0	URT2_RXPAR_POL	0	URT2_RX_EN	0	URT2_CPHA	0
3	URT2_ERRF	0	URT2_ERR_IE	0	Reserved	0	URT2_DAT_LINE	0	URT2_RXPAR_POL	0	URT2_RXPAR_STK	0	URT2_TX_EN	0	Reserved	0
4	URT2_LSF	0	URT2_LS_IE	0	URT2_CLK_EN	0	Reserved	0	URT2_GSA_EN	0	URT2_RXPAR_STK	0	URT2_TX_HALT	0	URT2_DET_BK	0
5	URT2_RXDF	0	Reserved	0	URT2_CLK_CKS	0	URT2_NCF	0	URT2_MDS[2:0]	0	URT2_RXMSB_EN	0	Reserved	0	Reserved	0
6	URT2_RXF	0	URT2_RX_IE	0	Reserved	0	URT2_BKBF	0	URT2_IO_SWP	0	URT2_RXSTP_LEN [1:0]	1	Reserved	0	Reserved	0
7	URT2_TXF	0	URT2_TX_IE	0	URT2_ECK_CKS	0	URT2_IR_BUSYF	0	URT2_GSA_EN	0	Reserved	0	Reserved	0	Reserved	0
8	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT2_DE_INV	0	Reserved	1	Reserved	0	Reserved	0
9	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT2_SYNC_MDS	0	URT2_RXOS_NUM [4:0]	1	Reserved	0	Reserved	0
10	URT2_SADRF	0	URT2_SADR_IE	0	Reserved	0	Reserved	0	URT2_RX_INV	0	Reserved	1	Reserved	0	Reserved	0
11	URT2_BRTF	0	URT2_BRT_IE	0	Reserved	0	URT2_TX_INV	0	URT2_TX_INV	0	Reserved	1	Reserved	0	Reserved	0
12	URT2_TMOF	0	URT2_TMO_IE	0	Reserved	0	URT2_CTS	0	URT2_DE_EN	0	Reserved	0	Reserved	0	Reserved	0
13	URT2_CALCF	0	URT2_CALC_IE	0	Reserved	0	Reserved	0	URT2_DE_INV	0	Reserved	0	Reserved	0	Reserved	0
14	URT2_CALUDF	0	Reserved	0	Reserved	0	Reserved	0	URT2_DE_INV	0	Reserved	0	Reserved	0	Reserved	0
15	URT2_CALOVF	0	Reserved	0	Reserved	0	Reserved	0	URT2_DE_GTT[1:0]	0	Reserved	0	Reserved	0	Reserved	0
16	URT2_BKF	0	URT2_BK_IE	0	URT2_RX_CKS [1:0]	0	URT2_RX_TH[1:0]	0	URT2_TXD_SIZE [1:0]	0	URT2_NSS_SWO	0	URT2_NSS_SWI	0	Reserved	0
17	URT2_IDLF	0	URT2_IDL_IE	0	Reserved	0	Reserved	0	URT2_TXPAR_EN	0	Reserved	0	Reserved	0	Reserved	0
18	URT2_CTSF	0	URT2_CTS_IE	0	Reserved	0	Reserved	0	URT2_TXPAR_POL	0	Reserved	0	Reserved	0	Reserved	0
19	URT2_NSSF	0	URT2_NSS_IE	0	Reserved	0	URT2_IDL_MDS	0	URT2_TXPAR_STK	0	Reserved	0	Reserved	0	Reserved	0
20	URT2_PEF	0	URT2_PE_IE	0	URT2_TX_CKS [1:0]	0	URT2_NCHAR_HE	0	URT2_TXMSB_EN	0	Reserved	0	Reserved	0	Reserved	0
21	URT2_FEF	0	URT2_FE_IE	0	Reserved	0	URT2_NCHAR_DIS	0	URT2_TXSTP_LEN [1:0]	1	Reserved	0	Reserved	0	Reserved	0
22	URT2_NCEF	0	URT2_NCE_IE	0	Reserved	0	Reserved	0	URT2_NSSI_INV	0	Reserved	0	Reserved	0	Reserved	0
23	URT2_ROVRF	0	URT2_ROVR_IE	0	Reserved	0	Reserved	0	URT2_NSSI_SWEN	0	Reserved	0	Reserved	0	Reserved	0
24	URT2_TXEF	0	URT2_TXE_IE	0	URT2_BR_EN	0	Reserved	0	URT2_NSSI_INV	0	Reserved	0	Reserved	0	Reserved	0
25	URT2_TUDRF	0	URT2_TUDR_IE	0	URT2_BR_MDS [2:0]	0	Reserved	0	URT2_NSSI_INV	0	Reserved	0	Reserved	0	Reserved	0
26	Reserved	0	Reserved	0	URT2_BRO_STA	0	Reserved	0	URT2_NSSI_SWEN	0	Reserved	0	Reserved	0	Reserved	0
27	URT2_RXTMOF	0	URT2_RXTMO_IE	0	URT2_BRO_LCK	0	Reserved	0	URT2_NSSI_EN	1	Reserved	0	Reserved	0	Reserved	0
28	URT2_IDTMOF	0	URT2_IDTMO_IE	0	URT2_CKO_STA	0	Reserved	0	URT2_NSSI_EN	0	Reserved	0	Reserved	0	Reserved	0
29	URT2_BKTMOF	0	URT2_BKTMO_IE	0	URT2_CKO_LCK	0	URT2_TX_LVL [2:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0
30	URT2_CALTMOF	0	URT2_CALTMO_IE	0	URT2_BR_CKS	0	Reserved	0	URT2_DMA_RXEN	0	Reserved	0	Reserved	0	Reserved	0
31	Reserved	0	Reserved	0	Reserved	0	URT2_DMA_TXEN	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x1C	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000A00

MG32F02N Register Definitions (2025\_0401)

MG32F02N Register Definitions (2025\_0401)

## 1.21. URT4 Control Registers

<b>URT4 Control</b>	<b>(URT4) UART Control Module-4</b>
Base Address :	<b>0x52040000</b>

## 1.21.1. URT4 status register 1

URT4_STA	URT4 status register 1		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT4_ROVRF	Reserved	URT4_FEF	URT4_PEF	Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	URT4_BRTF	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
URT4_TXF	URT4_RXF	Reserved	Reserved	URT4_ERRF	URT4_TCF	URT4_UGF	Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT4_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT4_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT4_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	URT4_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT4_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT4_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	rw	URT4_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT4_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT4_UGF	UART general event flag. It indicates each of URTx_SADRF, URTx_BRTF, URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.21.2. URT4 interrupt enable register

URT4_INT	URT4 interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT4_ROVR_IE	Reserved	URT4_FE_IE	URT4_PE_IE	Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved		Reserved	Reserved	URT4_BRT_IE	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
URT4_TX_IE	URT4_RX_IE	Reserved	Reserved	URT4_ERR_IE	URT4_TC_IE	URT4_UG_IE	URT4_IEA

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00

28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT4_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT4_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT4_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	URT4_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	URT4_TX_IE	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	URT4_RX_IE	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	rw	URT4_ERR_IE	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	URT4_TC_IE	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	URT4_UG_IE	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	URT4_IEA	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.21.3. URT4 clock source register

URT4_CLK	URT4 clock source register
----------	----------------------------

Offset Address : 0x08

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_BR_MDS	URT4_BR_EN
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved		Reserved	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	URT4_CK_SEL[2:0]			Reserved

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	rw	URT4_BR_MDS	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	URT4_BR_EN	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	-	Reserved	Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3..1	rw	URT4_CK_SEL	UART internal clock CK_URT <sub>x</sub> source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO	0x00
0	-	Reserved	Reserved	0x00

#### 1.21.4. URT4 status register 2

URT4\_STA2

URT4 status register 2

Offset Address : 0x0C

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved			Reserved	Reserved		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved		Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_PAR	URT4_BUSYF



Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11..10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	r	URT4_PAR	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	URT4_BUSYF	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

### 1.21.5. URT4 control register 0

URT4_CR0	URT4 control register 0
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
23	22	21	20	19	18	17	16
URT4_LBM_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	URT4_TX_INV	URT4_RX_INV	Reserved	URT4_IO_SWP
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_EN

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	URT4_LBM_EN	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX). 0 = Disable 1 = Enable	0x00
22	-	Reserved	Reserved	0x00
21	-	Reserved	Reserved	0x00
20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17..16	-	Reserved	Reserved	0x00

15..14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	URT4_TX_INV	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	URT4_RX_INV	URT <sub>x</sub> _RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	URT4_IO_SWP	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6..4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	URT4_EN	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.21.6. URT4 control register 1

<b>URT4_CR1</b>	<b>URT4 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400000

31	30	29	28	27	26	25	24
Reserved			URT4_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT4_TXSTP_LEN[1:0]		Reserved	URT4_TXPAR_STK	URT4_TXPAR_POL	URT4_TXPAR_EN	URT4_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved			Reserved				
7	6	5	4	3	2	1	0
Reserved		Reserved	URT4_RXPAR_STK	URT4_RXPAR_POL	Reserved	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	URT4_TXOS_NUM	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.)	0x0F
23..22	rw	URT4_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = Reserved 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
21	-	Reserved	Reserved	0x00
20	rw	URT4_TXPAR_STK	UART stuck parity bit output enable. When enables and URT <sub>x</sub> _TXPAR_EN=1, parity bit output fixed value by URT <sub>x</sub> _TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT4_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT4_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0 = Disable	0x00

			1 = Enable	
17..16	rw	<b>URT4_TXDSIZE</b>	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URTx_TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..13	-	<b>Reserved</b>	Reserved	0x00
12..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>URT4_RXPAR_STK</b>	UART stuck parity bit input enable. When enables and URTx_RXPAR_EN=1, parity bit input fixed value by URTx_RXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
3	rw	<b>URT4_RXPAR_POL</b>	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

### 1.21.7. URT4 control register 2

<b>URT4_CR2</b>	<b>URT4 control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>URT4_TX_EN</b>	<b>URT4_RX_EN</b>	<b>Reserved</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..30	-	<b>Reserved</b>	Reserved	0x00
29	-	<b>Reserved</b>	Reserved	0x00
28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	-	<b>Reserved</b>	Reserved	0x00
25	-	<b>Reserved</b>	Reserved	0x00
24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17	-	<b>Reserved</b>	Reserved	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>URT4_TX_EN</b>	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT4_RX_EN</b>	UART receiver enable. 0 = Disable 1 = Enable	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00

## 1.21.8. URT4 baud-rate clock counter reload register

URT4_RLR	URT4 baud-rate clock counter reload register
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT4_PSR[5:0]			
7	6	5	4	3	2	1	0
URT4_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT4_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT4_RLR	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

## 1.21.9. URT4 baud-rate clock counter register

URT4_CNT	URT4 baud-rate clock counter register
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT4_PSC[5:0]			
7	6	5	4	3	2	1	0
URT4_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT4_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT4_CNT	UART baud-rate clock counter value register.	0x00

## 1.21.10. URT4 RX data register

URT4_RDAT	URT4 RX data register
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT4_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..8	-	Reserved	Reserved	0x00
7..0	r	URT4_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00

### 1.21.11. URT4 TX data register

<b>URT4_TDAT</b>	<b>URT4 TX data register</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT4_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	URT4_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to shadow buffer. (write-only)	0x00

### 1.21.12. URT4 data shift buffer register

<b>URT4_SBUF</b>	<b>URT4 data shift buffer register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT4_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT4_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT4_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT4_RSBUF	UART RX data shift buffer register.	0x00

## 1.21.13. URT4 Register Map

URT4 Register Map

Register Number = 12

Offset	Register	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0x00	URT4_STA	Reserved	URT4_UGF	URT4_TCF	URT4_ERRF	Reserved	Reserved	URT4_RXF	URT4_TXF	Reserved	Reserved	Reserved	URT4_BRIF	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_PEF	URT4_FEF	Reserved	URT4_ROVRF	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	URT4_INT	URT4_IEA	URT4_UG_IE	URT4_TC_IE	URT4_ERR_IE	Reserved	Reserved	URT4_RX_IE	URT4_TX_IE	Reserved	Reserved	Reserved	URT4_BRT_IE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_PE_IE	URT4_FE_IE	Reserved	URT4_ROVR_IE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	URT4_CLK	Reserved	URT4_CK_SEL [2:0]		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_BR_EN	URT4_BR_MDS	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	URT4_STA2	URT4_BUSF	URT4_PAR	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	URT4_CR0	URT4_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_IO_SWP	Reserved	URT4_RX_INV	URT4_TX_INV	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	URT4_LBM_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	URT4_CR1	Reserved	Reserved	Reserved	URT4_RXPAR_POL	URT4_RXPAR_STK	Reserved	Reserved	Reserved	Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		URT4_TXPAR_POL	URT4_TXPAR_STK	Reserved	URT4_TXSTP_LEN [1:0]	URT4_TXOS_NUM [4:0]		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x0F400000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	URT4_CR2	Reserved	Reserved	URT4_RX_EN	URT4_TX_EN	Reserved	Reserved	Reserved	Reserved	Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	URT4_RLR	Reserved		URT4_PSR[5:0]		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0x28	URT4_CNT	Reserved	Reserved	URT4_PSC[5:0]	URT4_CNT[7:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.22. URT5 Control Registers

<b>URT5 Control</b>	<b>(URT5) UART Control Module-5</b>
Base Address :	<b>0x52050000</b>

## 1.22.1. URT5 status register 1

URT5_STA		URT5 status register 1	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT5_ROVRF	Reserved	URT5_FEF	URT5_PEF	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT5_BRTF	Reserved		
7	6	5	4	3	2	1	0
URT5_TXF	URT5_RXF	Reserved		URT5_ERRF	URT5_TCF	URT5_UGF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT5_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT5_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT5_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT5_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10..8	-	Reserved	Reserved	0x00
7	rw	URT5_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT5_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to	0x00



			the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
5..4	-	Reserved	Reserved	0x00
3	rw	URT5_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT5_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT5_UGF	UART general event flag. It indicates each of URTx_SADRF, URTx_BRTF, URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.22.2. URT5 interrupt enable register

URT5_INT	URT5 interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT5_ROVR_IE	Reserved	URT5_FE_IE	URT5_PE_IE	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT5_BRT_IE	Reserved		
7	6	5	4	3	2	1	0
URT5_TX_IE	URT5_RX_IE	Reserved		URT5_ERR_IE	URT5_TC_IE	URT5_UG_IE	URT5_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT5_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT5_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT5_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT5_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10..8	-	Reserved	Reserved	0x00

7	rw	<b>URT5_TX_IE</b>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<b>URT5_RX_IE</b>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>URT5_ERR_IE</b>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT5_TC_IE</b>	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	<b>URT5_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT5_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.22.3. URT5 clock source register

<b>URT5_CLK</b>	<b>URT5 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>Reserved</b>	<b>Reserved</b>	<b>URT5_BR_MDS</b>	<b>URT5_BR_EN</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>URT5_CK_SEL[2:0]</b>			<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>URT5_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT5_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00

3..1	rw	<b>URT5_CK_SEL</b>	UART internal clock CK_URT <sub>x</sub> source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.22.4. URT5 status register 2

<b>URT5_STA2</b>	<b>URT5 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>						<b>URT5_PAR</b>	<b>URT5_BUSYF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..2	-	<b>Reserved</b>	Reserved	0x00
1	r	<b>URT5_PAR</b>	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	<b>URT5_BUSYF</b>	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

#### 1.22.5. URT5 control register 0

<b>URT5_CR0</b>	<b>URT5 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>URT5_LBM_EN</b>	<b>Reserved</b>						
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT5_TX_INV</b>	<b>URT5_RX_INV</b>	<b>Reserved</b>	<b>URT5_IO_SWP</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>URT5_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23	rw	<b>URT5_LBM_EN</b>	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX). 0 = Disable 1 = Enable	0x00
22..16	-	<b>Reserved</b>	Reserved	0x00
15..12	-	<b>Reserved</b>	Reserved	0x00
11	rw	<b>URT5_TX_INV</b>	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT5_RX_INV</b>	URT <sub>x</sub> _RX input signal inverse enable.	0x00

			0 = Disable 1 = Enable	
9	-	Reserved	Reserved	0x00
8	rw	URT5_IO_SWP	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	URT5_EN	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.22.6. URT5 control register 1

<b>URT5_CR1</b>	<b>URT5 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400000

31	30	29	28	27	26	25	24
Reserved			URT5_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT5_TXSTP_LEN[1:0]		Reserved	URT5_TXPAR_STK	URT5_TXPAR_POL	URT5_TXPAR_EN	URT5_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			URT5_RXPAR_STK	URT5_RXPAR_POL	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	URT5_TXOS_NUM	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.)	0x0F
23..22	rw	URT5_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = Reserved 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
21	-	Reserved	Reserved	0x00
20	rw	URT5_TXPAR_STK	UART stuck parity bit output enable. When enables and URT <sub>x</sub> _TXPAR_EN=1, parity bit output fixed value by URT <sub>x</sub> _TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT5_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT5_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT5_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT5_RXPAR_STK	UART stuck parity bit input enable. When enables and	0x00

			URT <sub>x</sub> _RXPAR_EN=1, parity bit input fixed value by URT <sub>x</sub> _RXPAR_POL value setting. 0 = Disable 1 = Enable	
3	rw	URT5_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2..0	-	Reserved	Reserved	0x00

### 1.22.7. URT5 control register 2

<b>URT5_CR2</b>	<b>URT5 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				URT5_TX_EN	URT5_RX_EN	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	URT5_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	URT5_RX_EN	UART receiver enable. 0 = Disable 1 = Enable	0x00
1..0	-	Reserved	Reserved	0x00

### 1.22.8. URT5 baud-rate clock counter reload register

<b>URT5_RLR</b>	<b>URT5 baud-rate clock counter reload register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT5_PSR[5:0]			
7	6	5	4	3	2	1	0
URT5_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT5_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT5_RLR	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.22.9. URT5 baud-rate clock counter register

URT5_CNT	URT5 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT5_PSC[5:0]			
7	6	5	4	3	2	1	0
URT5_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT5_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT5_CNT	UART baud-rate clock counter value register.	0x00

### 1.22.10. URT5 RX data register

URT5_RDAT	URT5 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT5_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	r	URT5_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00

### 1.22.11. URT5 TX data register

URT5_TDAT	URT5 TX data register						
Offset Address :	0x34	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT5_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	URT5_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to	0x00

		shadow buffer. (write-only)	
--	--	-----------------------------	--

### 1.22.12. URT5 data shift buffer register

<b>URT5_SBUF</b>	<b>URT5 data shift buffer register</b>
Offset Address :	<b>0x3C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT5_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT5_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT5_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT5_RSBUF	UART RX data shift buffer register.	0x00

## 1.22.13. URT5 Register Map

URT5 Register Map

Register Number = 12

0	Reserved	0	URT5_IEA	0	Reserved	0	URT5_BUSYF	0	URT5_EN	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
1	URT5_UGF	0	URT5_UG_IE	0	URT5_CK_SEL [2:0]	0	URT5_PAR	0	URT5_IO_SWP	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
2	URT5_TCF	0	URT5_TC_IE	0	URT5_CK_SEL [2:0]	0	URT5_PAR	0	URT5_RX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
3	URT5_ERRF	0	URT5_ERR_IE	0	URT5_CK_SEL [2:0]	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
4	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_SWP	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
5	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_RX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
6	URT5_RXF	0	URT5_RX_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
7	URT5_TXF	0	URT5_TX_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
8	Reserved	0	Reserved	0	Reserved	0	URT5_IO_SWP	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
9	Reserved	0	Reserved	0	Reserved	0	URT5_RX_INV	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
10	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
11	URT5_BRIF	0	URT5_BRT_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
12	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
13	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
14	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
15	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
16	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
17	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
18	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
20	URT5_PEF	0	URT5_PE_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
21	URT5_FEF	0	URT5_FE_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
22	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
23	URT5_ROVRF	0	URT5_ROVR_IE	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
24	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
25	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
26	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
27	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
29	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
30	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
31	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_TX_INV	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT5_PSR[5:0]	0	URT5_RLR[7:0]	0
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x24	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	



0x28	URT5_CNT	Reserved	Reserved	URT5_PSC[5:0]	URT5_CNT[7:0]
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x30	URT5_RDAT	Reserved	Reserved	Reserved	URT5_RDAT[7:0]
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x34	URT5_TDAT	Reserved	Reserved	Reserved	URT5_TDAT[7:0]
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x3C	URT5_SBUF	Reserved	Reserved	URT5_TSBUF[7:0]	URT5_RSBUF[7:0]
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

## 1.23. URT6 Control Registers

<b>URT6 Control</b>	<b>(URT6) UART Control Module-6</b>
Base Address :	<b>0x52060000</b>

## 1.23.1. URT6 status register 1

URT6_STA	URT6 status register 1		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT6_ROVRF	Reserved	URT6_FEF	URT6_PEF	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT6_BRTF	Reserved		
7	6	5	4	3	2	1	0
URT6_TXF	URT6_RXF	Reserved		URT6_ERRF	URT6_TCF	URT6_UGF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT6_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT6_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT6_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT6_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10..8	-	Reserved	Reserved	0x00
7	rw	URT6_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT6_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to	0x00

			the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
5..4	-	Reserved	Reserved	0x00
3	rw	URT6_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT6_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT6_UGF	UART general event flag. It indicates each of URTx_SADRF , URTx_BRTF , URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.23.2. URT6 interrupt enable register

URT6_INT	URT6 interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT6_ROVR_IE	Reserved	URT6_FE_IE	URT6_PE_IE	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT6_BRT_IE	Reserved		
7	6	5	4	3	2	1	0
URT6_TX_IE	URT6_RX_IE	Reserved		URT6_ERR_IE	URT6_TC_IE	URT6_UG_IE	URT6 IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT6_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT6_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT6_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT6_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10..8	-	Reserved	Reserved	0x00

7	rw	<b>URT6_TX_IE</b>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<b>URT6_RX_IE</b>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>URT6_ERR_IE</b>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT6_TC_IE</b>	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	<b>URT6_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT6_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.23.3. URT6 clock source register

<b>URT6_CLK</b>	<b>URT6 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>Reserved</b>	<b>Reserved</b>	<b>URT6_BR_MDS</b>	<b>URT6_BR_EN</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>URT6_CK_SEL[2:0]</b>			<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>URT6_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT6_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00

3..1	rw	<b>URT6_CK_SEL</b>	UART internal clock CK_URT <sub>x</sub> source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.23.4. URT6 status register 2

<b>URT6_STA2</b>	<b>URT6 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>						<b>URT6_PAR</b>	<b>URT6_BUSYF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..2	-	<b>Reserved</b>	Reserved	0x00
1	r	<b>URT6_PAR</b>	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	<b>URT6_BUSYF</b>	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

#### 1.23.5. URT6 control register 0

<b>URT6_CR0</b>	<b>URT6 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>URT6_LBM_EN</b>	<b>Reserved</b>						
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT6_TX_INV</b>	<b>URT6_RX_INV</b>	<b>Reserved</b>	<b>URT6_IO_SWP</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>URT6_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23	rw	<b>URT6_LBM_EN</b>	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX). 0 = Disable 1 = Enable	0x00
22..16	-	<b>Reserved</b>	Reserved	0x00
15..12	-	<b>Reserved</b>	Reserved	0x00
11	rw	<b>URT6_TX_INV</b>	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT6_RX_INV</b>	URT <sub>x</sub> _RX input signal inverse enable.	0x00

			0 = Disable 1 = Enable	
9	-	Reserved	Reserved	0x00
8	rw	URT6_IO_SWP	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	URT6_EN	UART function enable bit. 0 = Disable 1 = Enable	0x00

### 1.23.6. URT6 control register 1

<b>URT6_CR1</b>	<b>URT6 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400000

31	30	29	28	27	26	25	24
Reserved			URT6_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT6_TXSTP_LEN[1:0]		Reserved	URT6_TXPAR_STK	URT6_TXPAR_POL	URT6_TXPAR_EN	URT6_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			URT6_RXPAR_STK	URT6_RXPAR_POL	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	URT6_TXOS_NUM	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.)	0x0F
23..22	rw	URT6_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = Reserved 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
21	-	Reserved	Reserved	0x00
20	rw	URT6_TXPAR_STK	UART stuck parity bit output enable. When enables and URT <sub>x</sub> _TXPAR_EN=1, parity bit output fixed value by URT <sub>x</sub> _TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT6_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT6_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT6_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT6_RXPAR_STK	UART stuck parity bit input enable. When enables and	0x00

			URT <sub>x</sub> _RXPAR_EN=1, parity bit input fixed value by URT <sub>x</sub> _RXPAR_POL value setting. 0 = Disable 1 = Enable	
3	rw	URT6_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2..0	-	Reserved	Reserved	0x00

### 1.23.7. URT6 control register 2

<b>URT6_CR2</b>	<b>URT6 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				URT6_TX_EN	URT6_RX_EN	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	URT6_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	URT6_RX_EN	UART receiver enable. 0 = Disable 1 = Enable	0x00
1..0	-	Reserved	Reserved	0x00

### 1.23.8. URT6 baud-rate clock counter reload register

<b>URT6_RLR</b>	<b>URT6 baud-rate clock counter reload register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT6_PSR[5:0]			
7	6	5	4	3	2	1	0
URT6_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT6_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT6_RLR	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.23.9. URT6 baud-rate clock counter register

URT6_CNT	URT6 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT6_PSC[5:0]			
7	6	5	4	3	2	1	0
URT6_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT6_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT6_CNT	UART baud-rate clock counter value register.	0x00

### 1.23.10. URT6 RX data register

URT6_RDAT	URT6 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT6_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	r	URT6_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00

### 1.23.11. URT6 TX data register

URT6_TDAT	URT6 TX data register						
Offset Address :	0x34	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT6_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	URT6_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to	0x00



		shadow buffer. (write-only)	
--	--	-----------------------------	--

### 1.23.12. URT6 data shift buffer register

<b>URT6_SBUF</b>	<b>URT6 data shift buffer register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT6_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT6_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT6_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT6_RSBUF	UART RX data shift buffer register.	0x00

## 1.23.13. URT6 Register Map

URT6 Register Map

Register Number = 12

0	Reserved	0	URT6_IEA	Reserved	URT6_BUSYF	URT6_EN	0	Reserved	Reserved	0	URT6_RX_EN	Reserved	0	Reserved	0	URT6_PSR[5:0]	URT6_RLR[7:0]	0
1	URT6_UGF	0	URT6_UG_IE	0	URT6_PAR	0	0	Reserved	0	0	URT6_RX_EN	0	0	0	0	0	0	0
2	URT6_TCF	0	URT6_TC_IE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	URT6_ERRF	0	URT6_ERR_IE	0	0	0	0	URT6_RXPAR_POL	0	0	URT6_TX_EN	0	0	0	0	0	0	0
4	Reserved	0	Reserved	0	Reserved	Reserved	0	URT6_RXPAR_STK	0	0	Reserved	0	0	0	0	0	0	0
5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
6	URT6_RXF	0	URT6_RX_IE	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0
7	URT6_TXF	0	URT6_TX_IE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	URT6_IO_SWP	0	0	0	0	0	0	0	0	0	0	0	0
9	Reserved	0	Reserved	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0
10	0	0	0	0	0	URT6_RX_INV	0	0	0	0	0	0	0	0	0	0	0	0
11	URT6_BR1F	0	URT6_BR1_IE	0	Reserved	URT6_TX_INV	0	0	0	0	0	0	0	0	0	0	0	0
12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
14	Reserved	0	Reserved	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
17	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
18	Reserved	0	Reserved	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
20	URT6_PEF	0	URT6_PE_IE	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0
21	URT6_FEF	0	URT6_FE_IE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
23	URT6_ROVRF	0	URT6_ROVR_IE	0	0	URT6_LBM_EN	0	URT6_TXSTP_LEN [1:0]	0	1	0	0	0	0	0	0	0	0
24	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
25	0	0	0	0	0	URT6_BR_EN	0	0	1	0	0	0	0	0	0	0	0	0
26	0	0	0	0	0	URT6_BR_MDS	0	0	1	0	0	0	0	0	0	0	0	0
27	Reserved	0	Reserved	0	Reserved	Reserved	0	0	1	0	0	0	0	0	0	0	0	0
28	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x24	Reset	0x00000000	0x00000000	0x0F400000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
		URT6_STA	URT6_INT	URT6_CLK	URT6_STA2	URT6_CR0	URT6_CR1	URT6_CR2	URT6_RLR									

0x28	URT6_CNT	Reserved	Reserved	URT6_PSC[5:0]	URT6_CNT[7:0]
					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x30	URT6_RDAT	Reserved	Reserved	Reserved	URT6_RDAT[7:0]
					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x34	URT6_TDAT	Reserved	Reserved	Reserved	URT6_TDAT[7:0]
					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x3C	URT6_SBUF	Reserved	URT6_TSBUF[7:0]	URT6_RSBUF[7:0]	
					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0

## 1.24. URT7 Control Registers

<b>URT7 Control</b>	<b>(URT7) UART Control Module-7</b>
Base Address :	<b>0x52070000</b>

## 1.24.1. URT7 status register 1

URT7_STA	URT7 status register 1		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT7_ROVRF	Reserved	URT7_FEF	URT7_PEF	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT7_BRTF	Reserved		
7	6	5	4	3	2	1	0
URT7_TXF	URT7_RXF	Reserved		URT7_ERRF	URT7_TCF	URT7_UGF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT7_ROVRF	UART receive overrun error flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. This flag is indicated for following two conditions. (1) When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. (2) When Parity error, Frame error, Break detect or Slave-Address detect, has happened and caused RX shadow buffer input holding. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT7_FEF	UART frame error flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	URT7_PEF	UART parity error flag. (set by hardware and clear by software writing 1) When multi-processor mode, the parity value is including of address bit. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT7_BRTF	UART baud-rate generator timer timeout flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10..8	-	Reserved	Reserved	0x00
7	rw	URT7_TXF	UART transmit data register empty. (set by hardware and clear by hardware or software writing 1) When transmitted shadow buffer is empty and the data register URTx_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when URTx_TDAT is written or this flag set to 1 by software. The flag is set after UART reset or Idle state. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	URT7_RXF	UART receive data register not empty. (set by hardware and clear by hardware or software writing 1) When received shadow buffer level URTx_RX_LVL is greater than or equal to	0x00

			the shadow buffer threshold URTx_RX_TH setting, this flag is set and the shadow buffer content copy to data register URTx_RDAT. This bit is cleared when URTx_RDAT is read or this flag set to 1 by software. But it does not be cleared when URTx_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
5..4	-	Reserved	Reserved	0x00
3	rw	URT7_ERRF	UART error interrupt flag for parity error, frame error, overrun error, receive time out and noise error. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	URT7_TCF	UART transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	URT7_UGF	UART general event flag. It indicates each of URTx_SADRF, URTx_BRTF, URTx_TMOF or URTx_CALCF flag is asserted when this flag is set. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.24.2. URT7 interrupt enable register

URT7_INT	URT7 interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
URT7_ROVR_IE	Reserved	URT7_FE_IE	URT7_PE_IE	Reserved			
15	14	13	12	11	10	9	8
Reserved				URT7_BRT_IE	Reserved		
7	6	5	4	3	2	1	0
URT7_TX_IE	URT7_RX_IE	Reserved		URT7_ERR_IE	URT7_TC_IE	URT7_UG_IE	URT7 IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23	rw	URT7_ROVR_IE	UART receive overrun error interrupt enable. Refer to the register descriptions of URTx_ROVRF for the detail. 0 = Disable 1 = Enable	0x00
22	-	Reserved	Reserved	0x00
21	rw	URT7_FE_IE	UART frame error interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	URT7_PE_IE	UART parity error interrupt enable. 0 = Disable 1 = Enable	0x00
19..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	URT7_BRT_IE	UART baud-rate generator timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
10..8	-	Reserved	Reserved	0x00

7	rw	<b>URT7_TX_IE</b>	UART transmit data register empty interrupt enable. Refer to the register descriptions of URTx_TXF for the detail. 0 = Disable 1 = Enable	0x00
6	rw	<b>URT7_RX_IE</b>	UART receive data register not empty interrupt enable. Refer to the register descriptions of URTx_RXF for the detail. 0 = Disable 1 = Enable	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3	rw	<b>URT7_ERR_IE</b>	UART error interrupt enable for parity error, frame error, overrun error, receive time out and noise error. 0 = Disable 1 = Enable	0x00
2	rw	<b>URT7_TC_IE</b>	UART transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
1	rw	<b>URT7_UG_IE</b>	UART general event interrupt enable for URTx_SADRF , URTx_TF , URTx_RCNTF or URTx_TCNTF events. 0 = Disable 1 = Enable	0x00
0	rw	<b>URT7_IEA</b>	UART interrupt all enable. When disables, the UART global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.24.3. URT7 clock source register

<b>URT7_CLK</b>	<b>URT7 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				Reserved	Reserved	<b>URT7_BR_MDS</b>	<b>URT7_BR_EN</b>
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				<b>URT7_CK_SEL[2:0]</b>			Reserved

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>URT7_BR_MDS</b>	UART baud-rate timer mode select. Combined mode is only using for general purpose counter. When SmartCard mode, this bit need set to 'Separated' for SmartCard clock output from PSC output. 0 = Separated : Separated PSC and CNT counters for UART baud-rate generator 1 = Combined : Combine to a linear counter for general using timer	0x00
24	rw	<b>URT7_BR_EN</b>	UART baud-rate timer enable. When enables, the baud-rate timer 0 = Disable 1 = Enable	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00

3..1	rw	<b>URT7_CK_SEL</b>	UART internal clock CK_URT <sub>x</sub> source select. 0x0 = PROC : CK_URT <sub>x</sub> _PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = TM00_TRGO	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.24.4. URT7 status register 2

<b>URT7_STA2</b>	<b>URT7 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>						<b>URT7_PAR</b>	<b>URT7_BUSYF</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..2	-	<b>Reserved</b>	Reserved	0x00
1	r	<b>URT7_PAR</b>	UART data receive parity bit of shift buffer. When multi-processor mode, the parity value is including of address bit.	0x00
0	r	<b>URT7_BUSYF</b>	UART RX busy flag. (set and clear by hardware) When detect valid start bit, this bit is set and clear after stop bit. 0 = Normal (No event occurred) 1 = Busy (Event happened)	0x00

#### 1.24.5. URT7 control register 0

<b>URT7_CR0</b>	<b>URT7 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>URT7_LBM_EN</b>	<b>Reserved</b>						
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>URT7_TX_INV</b>	<b>URT7_RX_INV</b>	<b>Reserved</b>	<b>URT7_IO_SWP</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>							<b>URT7_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23	rw	<b>URT7_LBM_EN</b>	UART loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(RX ->TX). 0 = Disable 1 = Enable	0x00
22..16	-	<b>Reserved</b>	Reserved	0x00
15..12	-	<b>Reserved</b>	Reserved	0x00
11	rw	<b>URT7_TX_INV</b>	URT <sub>x</sub> _TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	<b>URT7_RX_INV</b>	URT <sub>x</sub> _RX input signal inverse enable.	0x00

			0 = Disable 1 = Enable	
9	-	Reserved	Reserved	0x00
8	rw	URT7_IO_SWP	URT <sub>x</sub> _RX/URT <sub>x</sub> _TX swap enable bit. 0 = Disable 1 = Enable	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	URT7_EN	UART function enable bit. 0 = Disable 1 = Enable	0x00

#### 1.24.6. URT7 control register 1

<b>URT7_CR1</b>	<b>URT7 control register 1</b>
Offset Address :	0x14
Reset Value :	0x0F400000

31	30	29	28	27	26	25	24
Reserved			URT7_TXOS_NUM[4:0]				
23	22	21	20	19	18	17	16
URT7_TXSTP_LEN[1:0]		Reserved	URT7_TXPAR_STK	URT7_TXPAR_POL	URT7_TXPAR_EN	URT7_TXDSIZE[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			URT7_RXPAR_STK	URT7_RXPAR_POL	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	URT7_TXOS_NUM	UART TX data oversampling samples select. The valid value is from 3 to 31 for oversampling samples from 4 to 32. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.)	0x0F
23..22	rw	URT7_TXSTP_LEN	UART TX stop bit length select. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = Reserved 0x1 = 1bit 0x2 = Reserved 0x3 = 2bit	0x01
21	-	Reserved	Reserved	0x00
20	rw	URT7_TXPAR_STK	UART stuck parity bit output enable. When enables and URT <sub>x</sub> _TXPAR_EN=1, parity bit output fixed value by URT <sub>x</sub> _TXPAR_POL value setting. 0 = Disable 1 = Enable	0x00
19	rw	URT7_TXPAR_POL	UART TX parity bit polarity. This bit is no effect for SPI and SYNC mods. 0x0 = Even 0x1 = Odd	0x00
18	rw	URT7_TXPAR_EN	UART TX parity bit enable. This bit does not be set for SYNC mods. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0 = Disable 1 = Enable	0x00
17..16	rw	URT7_TXDSIZE	UART TX data bit length. It is not including START, STOP, ADR or PARITY bits. (This register is written no effect if URT <sub>x</sub> _TX_EN set 1.) 0x0 = 8bit 0x1 = 7bit 0x2 = Reserved 0x3 = Reserved	0x00
15..8	-	Reserved	Reserved	0x00
7..5	-	Reserved	Reserved	0x00
4	rw	URT7_RXPAR_STK	UART stuck parity bit input enable. When enables and	0x00



			URT <sub>x</sub> _RXPAR_EN=1, parity bit input fixed value by URT <sub>x</sub> _RXPAR_POL value setting. 0 = Disable 1 = Enable	
3	rw	URT7_RXPAR_POL	UART RX parity bit polarity. This bit is no effect for SYNC mods. 0x0 = Even 0x1 = Odd	0x00
2..0	-	Reserved	Reserved	0x00

### 1.24.7. URT7 control register 2

<b>URT7_CR2</b>	<b>URT7 control register 2</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				URT7_TX_EN	URT7_RX_EN	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	URT7_TX_EN	UART transmitter enable. 0 = Disable 1 = Enable	0x00
2	rw	URT7_RX_EN	UART receiver enable. 0 = Disable 1 = Enable	0x00
1..0	-	Reserved	Reserved	0x00

### 1.24.8. URT7 baud-rate clock counter reload register

<b>URT7_RLR</b>	<b>URT7 baud-rate clock counter reload register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT7_PSR[5:0]			
7	6	5	4	3	2	1	0
URT7_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	rw	URT7_PSR	UART baud-rate clock prescaler reload register. Actual value equals the register value plus one.	0x00
7..0	rw	URT7_RLR	UART baud-rate clock counter reload register. Actual value equals the register value plus one.	0x00

### 1.24.9. URT7 baud-rate clock counter register

URT7_CNT	URT7 baud-rate clock counter register						
Offset Address :	0x28	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				URT7_PSC[5:0]			
7	6	5	4	3	2	1	0
URT7_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13..8	r	URT7_PSC	UART baud-rate clock prescaler value register.	0x00
7..0	r	URT7_CNT	UART baud-rate clock counter value register.	0x00

#### 1.24.10. URT7 RX data register

URT7_RDAT	URT7 RX data register						
Offset Address :	0x30	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT7_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	r	URT7_RDAT	UART received data register. Read this register will clear the URTx_RXF. Hardware will force to logic 0 for non-updated byte(s) by URTx_RX_TH setting.	0x00

#### 1.24.11. URT7 TX data register

URT7_TDAT	URT7 TX data register						
Offset Address :	0x34	Reset Value :	0x00000000				

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
URT7_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	URT7_TDAT	UART transmitted data register. Write this register will clear the URTx_TXF. When write data by word, half-word or byte operation, chip will transfer 4-byte, 2-byte, or 1-byte data to	0x00

		shadow buffer. (write-only)	
--	--	-----------------------------	--

### 1.24.12. URT7 data shift buffer register

<b>URT7_SBUF</b>	<b>URT7 data shift buffer register</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
URT7_TSBUF[7:0]							
7	6	5	4	3	2	1	0
URT7_RSBUF[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	URT7_TSBUF	UART TX data shift buffer register.	0x00
7..0	r	URT7_RSBUF	UART RX data shift buffer register.	0x00

## 1.24.13. URT7 Register Map

URT7 Register Map

Register Number = 12

0	Reserved	0	URT7_IEA	0	Reserved	0	URT7_BUSYF	0	URT7_EN	0	Reserved	0	Reserved	0	URT7_TXSIZE [1:0]	0	Reserved	0	URT7_PSR[5:0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
1	URT7_UGF	0	URT7_UG_IE	0	URT7_CK_SEL [2:0]	0	URT7_PAR	0	Reserved	0	Reserved	0	Reserved	0	URT7_TXOS_NUM [4:0]	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
2	URT7_TCF	0	URT7_TC_IE	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
3	URT7_ERRF	0	URT7_ERR_IE	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
4	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT7_RXPAR_POL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
5	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	URT7_RXPAR_STK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
6	URT7_RXF	0	URT7_RX_IE	0		0		0		0		0		0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
7	URT7_TXF	0	URT7_TX_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
8	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	URT7_IO_SWP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
9	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
10	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT7_RX_INV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
11	URT7_BRIF	0	URT7_BRT_IE	0		0		0		0		0		0	0	0	0	0	0	URT7_TX_INV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
12	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
13	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
14	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
15	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
16	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
17	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	URT7_TXPAR_EN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
18	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	URT7_TXPAR_POL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
20	URT7_PEF	0	URT7_PE_IE	0		0		0		0		0		0	0	0	0	0	0	URT7_TXPAR_STK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
21	URT7_FEF	0	URT7_FE_IE	0		0		0		0		0		0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
22	Reserved	0	Reserved	0	URT7_ROVRF	0	URT7_LBM_EN	0	Reserved	0	Reserved	0	Reserved	0	URT7_TXSTP_LEN [1:0]	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
23	URT7_ROVRF	0	URT7_ROVR_IE	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
24	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
25	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	URT7_BR_EN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
26	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	URT7_BR_MDS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
27	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
29	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
30	Reserved	0	Reserved	0		0		0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Offset	Register	0x00	URT7_STA	0x04		URT7_INT		0x08		URT7_CLK		0x0C		URT7_STA2	0x10	URT7_CR0	0x14	URT7_CR1	0x18	URT7_CR2	0x24	URT7_RLR	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	

0x28	URT7_CNT	Reserved	Reserved	URT7_PSC[5:0]	URT7_CNT[7:0]																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
					Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.25. SPI0 Control Registers

<b>SPI0 Control</b>	<b>(SPI0) SPI Control Module-0</b>
Base Address :	<b>0x53000000</b>

## 1.25.1. SPI0 status register

SPI0_STA		SPI0 status register	
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
SPI0_IDL_STA	Reserved				SPI0_RNUM[2:0]		
23	22	21	20	19	18	17	16
Reserved	SPI0_TX_LVL[2:0]			Reserved	SPI0_RX_LVL[2:0]		
15	14	13	12	11	10	9	8
Reserved		Reserved	Reserved	SPI0_TUDRF	SPI0_ROVRF	SPI0_WEF	SPI0_MODF
7	6	5	4	3	2	1	0
SPI0_TXF	SPI0_RXF	SPI0_RXDF	SPI0_TCF	SPI0_IDLF	Reserved		SPI0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	r	SPI0_IDL_STA	SPI idle state detect status for Slave with NSS mode. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
30..27	-	Reserved	Reserved	0x00
26..24	rw	SPI0_RNUM	SPI received data byte number when data shadow buffer last transfer to SPI0_RDAT register. Firmware can write an initial value for received byte number comparison. See more information in SPI0_RXDF status bit. Value 0~4 is valid only. 0x0 = 0 (0-byte) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
23	-	Reserved	Reserved	0x00
22..20	r	SPI0_TX_LVL	SPI data buffer transmission remained level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
19	-	Reserved	Reserved	0x00
18..16	r	SPI0_RX_LVL	SPI data buffer received level indications. 0x0 = 0 (0-byte,empty) 0x1 = 1 (1-byte) 0x2 = 2 (2-byte) 0x3 = 3 (3-byte) 0x4 = 4 (4-byte)	0x00
15..14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	SPI0_TUDRF	SPI slave mode transmit underrun flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	SPI0_ROVRF	SPI receive overrun flag. (set by hardware and clear by software writing 1) When receive overrun, hardware will stop to receive next data into data shadow buffer until this flag is cleared. When RX shadow buffer is arrived over the RX threshold and the data register has not read out. If shift buffer is filled of next data, this flag is asserted. 0 = Normal (No event occurred)	0x00

			1 = Happened (Event happened)	
9	rw	<b>SPIO_WEF</b>	SPI slave mode write error flag. It will assert an error when master stop read by setting high on NSS signal before a complete data transaction. The bit size of a data transaction is defined in SPIO_DSIZE. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	<b>SPIO_MODF</b>	SPI mode detect fault flag. When master mode SPIO_NSSI_EN enables, this flag will be set if NSS input signal is active. Also it will force SPIO_BDIR_OE to set 'Disable' and SPIO_TX_DIS to set 'Enable'. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	<b>SPIO_TXF</b>	SPI transmit data register empty flag (set by hardware and clear by hardware or software writing 1). When transmitted shadow buffer is empty and the data register SPIO_TDAT will copy to the shadow buffer, this flag is set. This bit is cleared when SPIO_TDAT is written or this flag set to 1 by software. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	<b>SPIO_RXF</b>	SPI receive data register not empty. (set by hardware and clear by hardware or software writing 1). When received shadow buffer level SPIO_RX_LVL is greater than or equal to the data buffer threshold SPIO_RX_TH setting, this flag is set and the shadow buffer content copy to data register SPIO_RDAT. This bit is cleared when SPIO_RDAT is read or this flag set to 1 by software. But it does not be cleared when SPIO_RDAT is read by SWD debugging. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	r	<b>SPIO_RXDF</b>	SPI received data byte number is different from previous received data byte number for SPIO_RDAT register. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	<b>SPIO_TCF</b>	SPI transmission complete flag. When both shadow buffer and data register are empty and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>SPIO_IDLF</b>	SPI slave mode NSS idle detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	r	<b>SPIO_BUSYF</b>	SPI data transfer busy flag.	0x00

### 1.25.2. SPIO interrupt enable register

<b>SPIO_INT</b>							
<b>SPIO interrupt enable register</b>							
Offset Address :				Reset Value :			
0x04				0x00000000			
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		Reserved	Reserved	SPIO_TUDR_IE	SPIO_ROVR_IE	SPIO_WE_IE	SPIO_MODF_IE

7	6	5	4	3	2	1	0
SPI0_TX_IE	SPI0_RX_IE	Reserved	SPI0_TC_IE	SPI0_IDL_IE	Reserved		SPI0_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	SPI0_TUDR_IE	SPI TX buffer transmit underrun interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	SPI0_ROVR_IE	SPI RX buffer receive overrun interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	SPI0_WE_IE	SPI slave mode write error interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	SPI0_MODF_IE	SPI mode detect fault interrupt enable. 0 = Disable 1 = Enable	0x00
7	rw	SPI0_TX_IE	SPI TX buffer underflow the threshold SPI0_TX_TH Interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	SPI0_RX_IE	SPI Receive data register not empty interrupt enable. 0 = Disable 1 = Enable	0x00
5	-	Reserved	Reserved	0x00
4	rw	SPI0_TC_IE	SPI transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
3	rw	SPI0_IDL_IE	SPI slave mode NSS idle detect interrupt enable. (set by hardware and clear by software writing 1) 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	SPI0_IEA	SPI interrupt all enable. When disables, the SPI0 global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.25.3. SPI0 clock source register

SPI0_CLK	SPI0 clock source register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		SPI0_CK_PDIV[1:0]		Reserved	SPI0_CK_PSC[2:0]		
7	6	5	4	3	2	1	0
Reserved		SPI0_CK_DIV[1:0]		SPI0_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00



13..12	rw	<b>SPI0_CK_PDIV</b>	SPI internal clock CK_SPI0_INT input pre-divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>SPI0_CK_PSC</b>	SPI internal clock CK_SPI0_INT prescaler. The value range 0~7 is indicated divider 1~8.	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>SPI0_CK_DIV</b>	SPI internal clock CK_SPI0_INT input divider. 0x0 = DIV2 : divided by 2 0x1 = DIV4 : divided by 4 0x2 = DIV8 : divided by 8 0x3 = DIV16 : divided by 16	0x00
3..2	rw	<b>SPI0_CK_SEL</b>	SPI internal clock CK_SPI0 source select. 0x0 = PROC : CK_SPI0_PR process clock from CSC 0x1 = Reserved 0x2 = TM00_TRGO 0x3 = Reserved	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.25.4. SPI0 control register 0

<b>SPI0_CR0</b>	<b>SPI0 control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>SPI0_DMA_TXEN</b>	<b>SPI0_DMA_RXEN</b>	<b>SPI0_DMA_MDS</b>	<b>Reserved</b>	<b>Reserved</b>	<b>SPI0_ASYNC_EN</b>	<b>SPI0_HS_EN</b>	<b>SPI0_ADPX_EN</b>
23	22	21	20	19	18	17	16
<b>SPI0_DOUT_IDL[1:0]</b>	<b>SPI0_DOUT_MDS</b>	<b>SPI0_NSSI_SWEN</b>	<b>SPI0_LBM_EN</b>	<b>SPI0_RX_CTL</b>	<b>Reserved</b>	<b>SPI0_TX_CTL</b>	
15	14	13	12	11	10	9	8
<b>SPI0_MODF_SEL</b>	<b>SPI0_NSS_PEN</b>	<b>SPI0_NSSI_INV</b>	<b>SPI0_NSSO_INV</b>	<b>SPI0_NSS_SWEN</b>	<b>SPI0_NSSI_SEL</b>	<b>SPI0_NSSI_EN</b>	<b>SPI0_NSSO_EN</b>
7	6	5	4	3	2	1	0
<b>SPI0_IO_SWP</b>	<b>SPI0_IO_SWP2</b>	<b>SPI0_MDS[1:0]</b>	<b>SPI0_LSB_EN</b>	<b>SPI0_CPHA</b>	<b>SPI0_CPOL</b>	<b>SPI0_EN</b>	

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>SPI0_DMA_TXEN</b>	Direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30	rw	<b>SPI0_DMA_RXEN</b>	Direct memory access enable to receive. When enables, hardware can receive the data from input and send to DMA. 0 = Disable 1 = Enable	0x00
29	rw	<b>SPI0_DMA_MDS</b>	Direct memory access enable to do pre-catch one data for receive mode. 0 = Disable 1 = Enable	0x00
28	-	<b>Reserved</b>	Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	rw	<b>SPI0_ASYNC_EN</b>	SPI standard slave mode clock input asynchronous function enable. When enables, the SPI shift buffer clock is directly used the SPI clock (SPI0_CLK) input. When disables, the SPI clock (SPI0_CLK) input is synchronized by internal clock. 0 = Disable 1 = Enable	0x00
25	rw	<b>SPI0_HS_EN</b>	SPI slave mode high speed function enable. When this bit is enabled and SPI is slave synchronous mode (SPI0_ASYNC_EN=0), the SPI clock frequency can operate up	0x00

			to 1/3 APB clcok frequency. 0 = Disable 1 = Enable	
24	rw	<b>SPIO_ADPX_EN</b>	SPI slave mode auto full duplex data mode enable. This bit is no effect when SPIO_NSSI_EN is disabled. When this bit is enabled and NSS input is changed from inactive to active, the SPIO_DAT_LINE will be auto forced to 0 and change to full duplex standard SPI mode. 0 = Disable 1 = Enable	0x00
23..22	rw	<b>SPIO_DOUT_IDL</b>	SPI idle state data output value. When SPI standard master mode SPIO_DOUT_MDS is enabled, the SPIO_MOSI output is with driving during idle state and the output level is set by this bit. 0x0 = LBIT (Last data bit) 0x1 = Reserved 0x2 = 0 (Output 0) 0x3 = 1 (Output 1)	0x00
21	rw	<b>SPIO_DOUT_MDS</b>	SPI master standard mode idle state data output mode select. When disables and data transfers during idle state, the SPIO_MOSI will output with tristate for master mode. When enables and data transfers during idle state, the MOSI will output with driving for master mode. 0 = Disable : Output with tristate 1 = Enable : Output with driving	0x00
20	rw	<b>SPIO_NSSI_SWEN</b>	SPI NSS input signal use software control bit enable. When enables, the SPI NSS input is coming from the SPIO_NSSI_SWI register setting. When disables, the SPI NSS input is coming from external SPIO_NSS or SPIO_NSSI pin. 0 = Disable 1 = Enable	0x00
19	rw	<b>SPIO_LBM_EN</b>	Loop back mode enable bit. When enables, the received input is taken from transmitted output to replace from input pin(SPIO_MISO or SPIO_MOSI). 0 = Disable 1 = Enable	0x00
18	rw	<b>SPIO_RX_CTL</b>	SPI master mode data receive sampling edge control bit. When selects 'Normal', the SPI data sampling on leading edge or trailing edge of SPI clock is set in SPIO_CPHA register. When selects 'Next', the SPI data sampling at the next half-clock edge of the selected clock edge which is set in SPIO_CPHA register. 0 = Normal : SPIO_CPHA selected clock edge 1 = Next : Next clock edge of SPIO_CPHA selected edge	0x00
17	-	<b>Reserved</b>	Reserved	0x00
16	rw	<b>SPIO_TX_CTL</b>	SPI slave mode data transmit timing control bit. This bit is no effect if SPIO_ASYNC_EN=0. When selects 'Normal', the SPI data outputted at the next edge of the selected clock edge which is set in SPIO_CPHA register. When selects 'Previous', the SPI data outputted at the previous half-clock edge of the selected clock edge of 'Normal' which is set in SPIO_CPHA register. 0 = Normal : Normal edge of standard SPI timing 1 = Previous : Previous clock edge of standard SPI timing	0x00
15	rw	<b>SPIO_MODF_SEL</b>	SPI function select when master mode fault detect. 0 = SPI disable 1 = Switch to slave	0x00
14	rw	<b>SPIO_NSS_PEN</b>	SPI single master mode NSS pulse enable. When enables, NSS will be automatically active between two sequential frame data transferred and the pulse width is set by SPIO_NSS_IDT.	0x00

			0 = Disable 1 = Enable	
13	rw	<b>SPI0_NSSI_INV</b>	SPI NSS input signal inverse enable. 0 = Disable 1 = Enable	0x00
12	rw	<b>SPI0_NSSO_INV</b>	SPI NSS output signal inverse enable. The hardware NSS output default is low active level. 0 = Disable 1 = Enable	0x00
11	rw	<b>SPI0_NSS_SWEN</b>	SPI NSS signal output use software control bit enable. When enables, the NSS output is coming from SPI0_NSS_SWO register setting. 0 = Disable 1 = Enable	0x00
10	rw	<b>SPI0_NSSI_SEL</b>	SPI pin select for NSS input signal. 0 = NSS (SPI0_NSS pin) 1 = NSSI (SPI0_NSSI pin)	0x00
9	rw	<b>SPI0_NSSI_EN</b>	SPI_NSS signal input function enable. The input signal is also using for master mode change/fault detection. 0 = Disable 1 = Enable	0x00
8	rw	<b>SPI0_NSSO_EN</b>	SPI_NSS signal output function enable. 0 = Disable 1 = Enable	0x00
7	rw	<b>SPI0_IO_SWP</b>	SPI I/O SPI_MOSI, SPI_MISO signals swap enable. 0 = Disable 1 = Enable	0x00
6	rw	<b>SPI0_IO_SWP2</b>	SPI IO SPI0_D0~3 and SPI0_D4~7 signals swap enable. 0 = Disable 1 = Enable	0x00
5..4	rw	<b>SPI0_MDS</b>	SPI operation mode select. 0x0 = Slave 0x1 = Master 0x2 = Reserved 0x3 = Reserved	0x00
3	rw	<b>SPI0_LSB_EN</b>	SPI data order Lsb first enable. When disables , the Msb bit will be the first bit. 0 = Disable 1 = Enable	0x00
2	rw	<b>SPI0_CPHA</b>	SPI clock phase select. It is used to select the data sampling on leading edge or trailing edge of SPI clock. 0 = Leading edge 1 = Trailing edge	0x00
1	rw	<b>SPI0_CPOL</b>	SPI clock polarity select. It is used to select the SPI clock level in idle state. 0 = Low 1 = High	0x00
0	rw	<b>SPI0_EN</b>	SPI function enable bit. 0 = Disable 1 = Enable	0x00

### 1.25.5. SPI0 control register 1

<b>SPI0_CR1</b>		<b>SPI0 control register 1</b>					
Offset Address :		<b>0x14</b>	Reset Value :		<b>0x00000000</b>		
31	30	29	28	27	26	25	24
Reserved							Reserved
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved			SPI0_NSS_IDT

15	14	13	12	11	10	9	8
Reserved	Reserved			Reserved			
7	6	5	4	3	2	1	0
Reserved						SPI0_TDAT_CLR	SPI0_RDAT_CLR

Bit	Attr	Bit Name	Description	Reset
31..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	SPI0_NSS_IDT	SPI master mode idle cycle hardware NSS pulse time select. 0x0 = 1T 0x1 = 2T	0x00
15	-	Reserved	Reserved	0x00
14..12	-	Reserved	Reserved	0x00
11..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1	w	SPI0_TDAT_CLR	SPI transmitted data clear enable. When enables, the transmitted data buffer will be flushed. Also SPI0_TX_LVL is cleared. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
0	w	SPI0_RDAT_CLR	SPI received data clear enable. When enables, the received data buffer will be flushed. Also SPI0_RXF flag and SPI0_RX_LVL is cleared. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

### 1.25.6. SPI0 control register 2

<b>SPI0_CR2</b>	<b>SPI0 control register 2</b>
Offset Address :	0x18
Reset Value :	0x03000100

31	30	29	28	27	26	25	24
Reserved	SPI0_CKO_MUX[2:0]			SPI0_CKO_TOG	SPI0_TXUPD_EN	SPI0_NSS_SWI	SPI0_NSS_SWO
23	22	21	20	19	18	17	16
Reserved				SPI0_DSIZE[4:0]			
15	14	13	12	11	10	9	8
Reserved		Reserved		Reserved		SPI0_RX_TH[1:0]	
7	6	5	4	3	2	1	0
SPI0_TX_DIS	SPI0_DAT_LINE[2:0]			SPI0_COPY_EN	SPI0_BDIR_OE	SPI0_DTR_EN	SPI0_RSB_TRG

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	rw	SPI0_CKO_MUX	SPI0_CLK output signal select. 0x0 = SPI : SPI clock 0x1 = Reserved 0x2 = Reserved 0x3 = TM10 : TM10_CKO 0x4 = TM16 : TM16_CKO 0x5 = TM20 : TM20_CKO	0x00
27	rw	SPI0_CKO_TOG	SPI master mode clock output signal toggle enable bit. When enables, the SPI0_CLK signal will be toggled from low to high or high to low. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
26	rw	SPI0_TXUPD_EN	SPI slave mode transmitted data directly update enable. When disables, the SPI data must be updated to TX shift buffer	0x00

			before the previous clock edge of the first sampling clock edge of a frame data. When enables, the SPI data can be delayed updated to TX shift buffer before the first sampling clock edge of a frame data. 0 = Disable 1 = Enable	
25	rw	<b>SPI0_NSS_SWI</b>	SPI NSS signal input control and status bit. When SPI0_NSSI_SWEN is disabled, this bit is used as NSS signal input status bit. When SPI0_NSSI_SWEN is enabled, this bit is used as software input control bit.	0x01
24	rw	<b>SPI0_NSS_SWO</b>	SPI NSS signal software output control bit when SPI0_NSS_SWEN is enable. This bit is no effect for register read or write when SPI0_NSS_SWEN is disable.	0x01
23..21	-	<b>Reserved</b>	Reserved	0x00
20..16	rw	<b>SPI0_DSIZE</b>	SPI transfer data frame bit size from 4-bit to 32-bit. Write 0 indicate actual counter length value 32 and 4 indicate actual counter length value 4.	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	-	<b>Reserved</b>	Reserved	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>SPI0_RX_TH</b>	SPI received data buffer high threshold for slave mode. This register is no effect for register written if SPI0_DMA_RXEN is enabled. 0x0 = 1-byte 0x1 = 2-byte (default) 0x2 = 3-byte 0x3 = 4-byte	0x01
7	rw	<b>SPI0_TX_DIS</b>	SPI data line output disable. When disables, the data line(s) is/are changed to Hi-Z/GPIO data latch state. 0 = Enable 1 = Disable	0x00
6..4	rw	<b>SPI0_DAT_LINE</b>	SPI data line number select. 0x0 = SPI : 2-lines separated~ standard SPI mode) 0x1 = 1 : 1-line Bidirectional~ SPI0_MOSI 0x2 = 2 : 2-lines Bidirectional~ SPI0_D0(MOSI), SPI0_D1(MISO) 0x3 = 4 : 4-lines Bidirectional~ SPI0_D0 ~ SPI0_D3 0x4 = 4D : 8-lines TX~ SPI0_D0 ~ SPI0_D3 with duplicate SPI0_D4 ~ SPI0_D7 0x5 = 8 : 8-lines Bidirectional~ SPI0_D0 ~ SPI0_D7	0x00
3	rw	<b>SPI0_COPY_EN</b>	SPI data transfer copy mode enable. When enables, the data are the same on all data lines for 2/4 line mode. 0 = Disable 1 = Enable	0x00
2	rw	<b>SPI0_BDIR_OE</b>	SPI data line Bidirectional output enable. When disables, the data line(s) is/are changed to input state only. 0 = Disable 1 = Enable	0x00
1	rw	<b>SPI0_DTR_EN</b>	Dual transfer rate mode enable bit for SPI master mode. When enables, the SPI data will transfer at both rising edge and falling edge of SPI clock only for master clock mode 0. 0 = Disable 1 = Enable	0x00
0	rw	<b>SPI0_RSB_TRG</b>	SPI slave mode data read shadow buffer trigger to upload enable bit. When enables, the chip will force to copy data read shadow buffer content to read data register SPI0_RDAT. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00

## 1.25.7. SPI0 data receive register

SPI0_RDAT	SPI0 data receive register
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
SPI0_RDAT[31:24]							
23	22	21	20	19	18	17	16
SPI0_RDAT[23:16]							
15	14	13	12	11	10	9	8
SPI0_RDAT[15:8]							
7	6	5	4	3	2	1	0
SPI0_RDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	r	SPI0_RDAT	SPI received data register. Read this register will clear the SPI0_RXF if the received data buffer level SPI0_RX_LVL is smaller than the data buffer threshold SPI0_RX_TH setting.	0x00000000

## 1.25.8. SPI0 data transmit register

SPI0_TDAT	SPI0 data transmit register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
SPI0_TDAT[31:24]							
23	22	21	20	19	18	17	16
SPI0_TDAT[23:16]							
15	14	13	12	11	10	9	8
SPI0_TDAT[15:8]							
7	6	5	4	3	2	1	0
SPI0_TDAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	SPI0_TDAT	SPI transmitted data register. Write this register will clear the SPI0_TXF if the transmitted data buffer level SPI0_TX_LVL is greater than the data buffer threshold SPI0_TX_TH setting.	0x00000000

## 1.25.9. SPI0 TX data 3-byte register

SPI0_TDAT3	SPI0 TX data 3-byte register
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
SPI0_TDAT3[23:16]							
15	14	13	12	11	10	9	8
SPI0_TDAT3[15:8]							
7	6	5	4	3	2	1	0
SPI0_TDAT3[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..0	w	SPI0_TDAT3	SPI transmitted data register for 3-byte data write only. Write this register will clear the SPI0_TXF and force to transfer all 24-bit data to shadow buffer. This register is only allowed to access by a 32-bit word instruction.	0x00000000

## 1.25.10. SPI0 Register Map

SPI0 Register Map

Register Number = 9

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	SPI0_STA	SPI0_IDL_STA	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_RNUM[2:0]	Reserved	Reserved	SPI0_TX_LVL [2:0]	Reserved	SPI0_RX_LVL [2:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_TUDRF	SPI0_ROVRF	SPI0_WEF	SPI0_MODF	SPI0_TXF	SPI0_RXF	SPI0_RXDF	SPI0_TCF	SPI0_IDLF	Reserved	SPI0_BUSF	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPI0_INT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_TUDR_IE	SPI0_ROVR_IE	SPI0_WE_IE	SPI0_MODF_IE	SPI0_TX_IE	SPI0_RX_IE	Reserved	SPI0_TC_IE	SPI0_IDL_IE	Reserved	SPI0_IEA	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	SPI0_CLK	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_CK_PDIV [1:0]	Reserved	Reserved	SPI0_CK_PSC [2:0]	Reserved	Reserved	Reserved	SPI0_CK_DIV [1:0]	SPI0_CK_SEL [1:0]	Reserved	Reserved	Reserved	Reserved	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SPI0_CR0	SPI0_DMA_TXEN	SPI0_DMA_RXEN	SPI0_DMA_MDS	Reserved	Reserved	SPI0_ASYNC_EN	SPI0_HS_EN	SPI0_ADPIX_EN	SPI0_DOUT_IDL [1:0]	SPI0_DOUT_MDS	SPI0_NSSI_SWEN	SPI0_LBM_EN	SPI0_RX_CTL	Reserved	SPI0_TX_CTL	SPI0_MODF_SEL	SPI0_NSSI_PEN	SPI0_NSSI_INV	SPI0_NSSI_INV	SPI0_NSSO_SWEN	SPI0_NSSO_EN	SPI0_NSSI_EN	SPI0_NSSI_SEL	SPI0_NSSO_EN	SPI0_IO_SWP	SPI0_IO_SWP2	SPI0_MDS[1:0]	SPI0_LSB_EN	SPI0_CPHA	SPI0_CPOL	SPI0_EN	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	SPI0_CR1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_NSSI_IDT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_TDAT_CLR	SPI0_RDAT_CLR	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	SPI0_CR2	Reserved	SPI0_CKO_MUX [2:0]	Reserved	SPI0_CKO_TOG	SPI0_TXUPD_EN	SPI0_NSSI_SWI	SPI0_NSSI_SWO	Reserved	Reserved	Reserved	Reserved	SPI0_DSIZ[4:0]	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SPI0_RX_TH[1:0]	Reserved	Reserved	SPI0_TX_DIS [2:0]	SPI0_DAT_LINE [2:0]	SPI0_COPY_EN	SPI0_BDIR_OE	SPI0_DTR_EN	SPI0_RSB_TRG	0	0	0
Reset	0x03000100	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	SPI0_RDAT	SPI0_RDAT[31:0]																															0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	SPI0_TDAT	SPI0_TDAT[31:0]																															0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0x38	SPI0_TDAT3	Reserved	SPI0_TDAT3[23:0]
Reset	0x00000000	00000000	00



## 1.26. CAN0 Control Registers

<b>CAN0 Control</b>	<b>(CAN0) Controller Area Network Control Module-0</b>
Base Address :	<b>0x54080000</b>

## 1.26.1. CAN0 status register 1

CAN0_STA	CAN0 status register 1		
Offset Address :	0x00	Reset Value :	0x40000000

31	30	29	28	27	26	25	24
CAN0_LP_STA	CAN0_INIT_STA	CAN0_BUS_STA	CAN0_EW_STA	CAN0_EP_STA	Reserved		
23	22	21	20	19	18	17	16
Reserved					CAN0_TX2F	CAN0_TX1F	CAN0_TX0F
15	14	13	12	11	10	9	8
CAN0_RPEND1F	CAN0_RPEND0F	CAN0_ROVR1F	CAN0_ROVR0F	CAN0_RFUL1F	CAN0_RFUL0F	CAN0_RX1F	CAN0_RX0F
7	6	5	4	3	2	1	0
Reserved	CAN0_BERRF	CAN0_ALOSF	CAN0_EPF	CAN0_WUPF	CAN0_EWF	CAN0_BUSF	Reserved

Bit	Attr	Bit Name	Description	Reset
31	r	CAN0_LP_STA	CAN low power mode status. This bit is set by hardware and cleared by hardware. 0 = Not : Not in CAN Sleep mode 1 = SLP : Now entered Sleep mode	0x00
30	r	CAN0_INIT_STA	CAN Initial mode status. This bit is set by hardware and cleared by hardware. 0 = Not : Not in Initial mode 1 = INIT : Now entered Initial mode	0x01
29	r	CAN0_BUS_STA	CAN bus status. 0 = ACT : The module is involved in bus activities. 1 = BOFF : The module is in Bus-Off state and is not involved in bus activities.	0x00
28	r	CAN0_EW_STA	CAN error counter status. This bit is set when the error counters was equal or large the error warning limit by setting CANx_EW_LIM register. 0 = Normal 1 = ERR	0x00
27	r	CAN0_EP_STA	CAN error passive status. This bit is set when the module re-enters error active state after being in error passive state or when at least one error counter exceeds the protocol defined level of 127. 0 = NonPassive : Error counter less than 128 1 = Passive : Error counter large than 127	0x00
26..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	CAN0_TX2F	CAN data transmit interrupt flag for TX message buffer-2. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	CAN0_TX1F	CAN data transmit interrupt flag for TX message buffer-1. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	CAN0_TX0F	CAN data transmit interrupt flag for TX message buffer-0. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	r	CAN0_RPEND1F	CAN receive data FIFO-1 remained pending interrupt flag. When the receive data FIFO is with remained data, set this flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Pending (Event happened)	0x00
14	r	CAN0_RPEND0F	CAN receive data FIFO-1 remained pending interrupt flag. When the receive data FIFO is with remained data, set this	0x00

			flag. (set and clear by hardware) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
13	rw	<b>CAN0_ROVR1F</b>	CAN receive message FIFO-1 overrun interrupt flag. When receive FIFO has not enough space and the new message is receiving, this bit is set. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	<b>CAN0_ROVR0F</b>	CAN receive message FIFO-0 overrun interrupt flag. When receive FIFO has not enough space and the new message is receiving, this bit is set. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11	rw	<b>CAN0_RFUL1F</b>	CAN receive message FIFO-1 full interrupt flag. When receive FIFO is full, this bit is set. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
10	rw	<b>CAN0_RFUL0F</b>	CAN receive message FIFO-0 full interrupt flag. When receive FIFO is full, this bit is set. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	<b>CAN0_RX1F</b>	CAN data receive message FIFO-1 interrupt flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	<b>CAN0_RX0F</b>	CAN data receive message FIFO-0 interrupt flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6	rw	<b>CAN0_BERRF</b>	CAN bus error interrupt flag. This bis is set when the module detects an error on the CAN bus. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	<b>CAN0_ALOSF</b>	CAN bus arbitration lost interrupt flag. This bit is set when the module loses arbitration and becomes a receiver. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	<b>CAN0_EPF</b>	CAN error passive interrupt flag. This bit is set when the module re-enters error active state after being in error passive state or when at least one error counter exceeds the protocol defined level of 127. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	<b>CAN0_WUPF</b>	CAN wakeup from CAN low power state interrupt flag. This bit is set when bus activity is detected during the CAN module is sleeping. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	<b>CAN0_EWF</b>	CAN error warning interrupt flag. This bit is set when the error counters is reached the error warning limit (CAN0_EW_STA) by setting CAN0_EW_LIM register. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	<b>CAN0_BUSF</b>	CAN bus-off interrupt flag. This bit is set when is happened bus-off (CAN0_BUS_STA). 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.26.2. CAN0 interrupt enable register

CAN0_INT	CAN0 interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					CAN0_TX2_IE	CAN0_TX1_IE	CAN0_TX0_IE
15	14	13	12	11	10	9	8
CAN0_RPEND1_IE	CAN0_RPEND0_IE	CAN0_ROVR1_IE	CAN0_ROVR0_IE	CAN0_RFUL1_IE	CAN0_RFUL0_IE	CAN0_RX1_IE	CAN0_RX0_IE
7	6	5	4	3	2	1	0
Reserved	CAN0_BERR_IE	CAN0_ALOS_IE	CAN0_EP_IE	CAN0_WUP_IE	CAN0_EW_IE	CAN0_BUS_IE	CAN0_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	CAN0_TX2_IE	CAN data transmit Interrupt enable for TX message buffer-2. 0 = Disable 1 = Enable	0x00
17	rw	CAN0_TX1_IE	CAN data transmit Interrupt enable for TX message buffer-1. 0 = Disable 1 = Enable	0x00
16	rw	CAN0_TX0_IE	CAN data transmit Interrupt enable for TX message buffer-0. 0 = Disable 1 = Enable	0x00
15	rw	CAN0_RPEND1_IE	CAN receive data FIFO-1 remained pending interrupt enable. 0 = Disable 1 = Enable	0x00
14	rw	CAN0_RPEND0_IE	CAN receive data FIFO-0 remained pending interrupt enable. 0 = Disable 1 = Enable	0x00
13	rw	CAN0_ROVR1_IE	CAN receive message FIFO-1 overrun interrupt enable. 0 = Disable 1 = Enable	0x00
12	rw	CAN0_ROVR0_IE	CAN receive message FIFO-0 overrun interrupt enable. 0 = Disable 1 = Enable	0x00
11	rw	CAN0_RFUL1_IE	CAN receive message FIFO-1 full interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	CAN0_RFUL0_IE	CAN receive message FIFO-0 full interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	CAN0_RX1_IE	CAN data receive interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	CAN0_RX0_IE	CAN data receive interrupt enable. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	CAN0_BERR_IE	CAN bus error interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	CAN0_ALOS_IE	CAN bus arbitration lost interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	CAN0_EP_IE	CAN error passive interrupt enable. This bit is enabled to generate interrupt when the error status changes from error active to error passive or vice versa. 0 = Disable 1 = Enable	0x00

3	rw	<b>CAN0_WUP_IE</b>	CAN wakeup from CAN sleep state interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	<b>CAN0_EW_IE</b>	CAN error warning interrupt enable. This bit is enabled to generate interrupt when the error counters is reached the error warning limit by setting CAN0_EW_LIM register. 0 = Disable 1 = Enable	0x00
1	rw	<b>CAN0_BUS_IE</b>	CAN bus-off interrupt enable. This bit is enabled to generate interrupt when is happened bus-off. 0 = Disable 1 = Enable	0x00
0	rw	<b>CAN0 IEA</b>	CAN interrupt all enable. When disables, the CAN global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.26.3. CAN0 clock source register

<b>CAN0_CLK</b>	<b>CAN0 clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00010000</b>

31	30	29	28	27	26	25	24
Reserved						<b>CAN0_BRP[9:8]</b>	
23	22	21	20	19	18	17	16
<b>CAN0_BRP[7:0]</b>							
15	14	13	12	11	10	9	8
Reserved				Reserved	Reserved		
7	6	5	4	3	2	1	0
Reserved	Reserved			<b>CAN0_CK_SEL[1:0]</b>		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..26	-	Reserved	Reserved	0x00
25..16	rw	<b>CAN0_BRP</b>	CAN internal clock CK_CANx_TQ divider as baud rate prescaler. The value range 1~1023 is indicated divider 2~1024. The frequency of CK_CANx_TQ is CK_CANx frequency divided by CANx_BRP+1. The value 0 is invalid. (This register can only be written in CAN Initial Mode.)	0x0001
15..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	-	Reserved	Reserved	0x00
3..2	rw	<b>CAN0_CK_SEL</b>	CAN internal clock CK_CANx source select. 0x0 = PROC : CK_CANx_PR process clock from CSC 0x1 = NCO_P0 0x2 = CK_LS 0x3 = Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.26.4. CAN0 status register 2

<b>CAN0_STA2</b>	<b>CAN0 status register 2</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00070101</b>

31	30	29	28	27	26	25	24
Reserved		<b>CAN0_RX1_NUM[1:0]</b>		Reserved	<b>CAN0_RX0_NUM[2:0]</b>		
23	22	21	20	19	18	17	16
Reserved					<b>CAN0_TB2_STA</b>	<b>CAN0_TB1_STA</b>	<b>CAN0_TB0_STA</b>

15	14	13	12	11	10	9	8
Reserved	CAN0_TC2_STA	CAN0_TC1_STA	CAN0_TC0_STA	Reserved	Reserved	Reserved	CAN0_TX_STA
7	6	5	4	3	2	1	0
Reserved		CAN0_ROVR1_STA	CAN0_ROVR0_STA	CAN0_RFUL1_STA	CAN0_RFUL0_STA	Reserved	CAN0_RX_STA

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..28	r	CAN0_RX1_NUM	CAN received and updated message buffer number value for RX FIFO-1. When CANx_RBUF_SEL is set 'Two', the value 0~3 is valid only. When CANx_RBUF_SEL is set 'One', this register is unused.	0x00
27	-	Reserved	Reserved	0x00
26..24	r	CAN0_RX0_NUM	CAN received and updated message buffer number value for RX FIFO-0. When CANx_RBUF_SEL is set 'Two', the value 0~3 is valid only. When CANx_RBUF_SEL is set 'One', the value 0~6 is valid only.	0x00
23..19	-	Reserved	Reserved	0x00
18	r	CAN0_TB2_STA	CAN data transmit buffer status for TX message buffer-2. When transmit buffer is released, the CPU may write a message to the transmit buffer. When transmit buffer is locked, the CPU cannot access the transmit buffer because a message is either waiting for transmission or is in the process of being transmitted. 0 = Lock : Transmit buffer locked. 1 = Release : Transmit buffer released.	0x01
17	r	CAN0_TB1_STA	CAN data transmit buffer status for TX message buffer-1. When transmit buffer is released, the CPU may write a message to the transmit buffer. When transmit buffer is locked, the CPU cannot access the transmit buffer because a message is either waiting for transmission or is in the process of being transmitted. 0 = Lock : Transmit buffer locked. 1 = Release : Transmit buffer released.	0x01
16	r	CAN0_TB0_STA	CAN data transmit buffer status for TX message buffer-0. When transmit buffer is released, the CPU may write a message to the transmit buffer. When transmit buffer is locked, the CPU cannot access the transmit buffer because a message is either waiting for transmission or is in the process of being transmitted. 0 = Lock : Transmit buffer locked. 1 = Release : Transmit buffer released.	0x01
15	-	Reserved	Reserved	0x00
14	r	CAN0_TC2_STA	CAN data transmit complete status for TX message buffer-2. This bit is set when the last requested transmission has been successfully completed. 0 = Normal 1 = Happened	0x00
13	r	CAN0_TC1_STA	CAN data transmit complete status for TX message buffer-1. This bit is set when the last requested transmission has been successfully completed. 0 = Normal 1 = Happened	0x00
12	r	CAN0_TC0_STA	CAN data transmit complete status for TX message buffer-0. This bit is set when the last requested transmission has been successfully completed. 0 = Normal 1 = Happened	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	r	CAN0_TX_STA	CAN data transmit busy status. 0 = No : No message is being transmitted. 1 = Busy : The module is in the process of transmitting a	0x01

			message.	
7..6	-	Reserved	Reserved	0x00
5	r	CAN0_ROVR1_STA	CAN data receive FIFO overrun status for RX message FIFO-1. When receive FIFO has not enough space and the new message is receiving, this bit is set. 0 = Normal 1 = Overrun	0x00
4	r	CAN0_ROVR0_STA	CAN data receive FIFO overrun status for RX message FIFO-0. When receive FIFO has not enough space and the new message is receiving, this bit is set. 0 = Normal 1 = Overrun	0x00
3	r	CAN0_RFUL1_STA	CAN data receive FIFO full status for RX message FIFO-1. When receive FIFO is full, this bit is set. 0 = Normal 1 = Full	0x00
2	r	CAN0_RFUL0_STA	CAN data receive FIFO full status for RX message FIFO-0. When receive FIFO is full, this bit is set. 0 = Normal 1 = Full	0x00
1	-	Reserved	Reserved	0x00
0	r	CAN0_RX_STA	CAN data receive busy status. 0 = No : Nothing is currently being received. 1 = Busy : The module is in the process of receiving a message.	0x01

### 1.26.5. CAN0 control register 0

<b>CAN0_CR0</b>	<b>CAN0 control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000002

31	30	29	28	27	26	25	24
Reserved				CAN0_TX_PRI	Reserved	CAN0_RBUF_SEL	CAN0_ROVR_MDS
23	22	21	20	19	18	17	16
Reserved		CAN0_S1_SEL[1:0]		Reserved		CAN0_S0_SEL[1:0]	
15	14	13	12	11	10	9	8
CAN0_SRR_EN	CAN0_TXE_MDS	CAN0_EDF_MDS	CAN0_FDT_MDS	CAN0_TX_INV	CAN0_RX_INV	Reserved	CAN0_IO_SWP
7	6	5	4	3	2	1	0
CAN0_OS_MDS	CAN0_TST_MDS[2:0]			CAN0_WUP_MDS	CAN0_LP_EN	CAN0_INIT_EN	CAN0_EN

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	rw	CAN0_TX_PRI	CAN TX message buffer process priority mode select. When selects 'ID', the message buffer is transmission by the priority of the message identifier. When selects 'SEQ', the message buffer is transmission by the request sequence order. 0 = ID : message identifier 1 = SEQ : request sequence order	0x00
26	-	Reserved	Reserved	0x00
25	rw	CAN0_RBUF_SEL	CAN0 receive message buffer type select. When selects 'Two', all message buffers are separated to two message FIFOs. When selects 'One', all message buffers are combined as one message FIFO. 0x0 = Two : Two FIFO structure 0x1 = One : One FIFO structure	0x00
24	rw	CAN0_ROVR_MDS	CAN0 receive message buffer overrun mode select. 0 = Overwritten (Overwritten by new message) 1 = Keep (Preserved old message)	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	CAN0_S1_SEL	CAN0_S1 output signal select. This signal is one of the source signal of MF_S1. It can be using by setting in	0x00

			APB_MF0_MUX. 0x0 = OUT1 : Internal using 0x1 = TCLK : CK_CAN0_TQ 0x2 = SMP : Internal using 0x3 = RXS : Internal using	
19..18	-	Reserved	Reserved	0x00
17..16	rw	CAN0_S0_SEL	CAN0_S0 output signal select. This signal is one of the source signal of MF_S0. It can be using by setting in APB_MF0_MUX. 0x0 = STB : CAN0_STB signal (active high) 0x1 = BCLK : Internal using 0x2 = TXINV : Inversed TX signal 0x3 = CKO : Internal using	0x00
15	rw	CAN0_SRR_EN	CAN self reception request enable bit. When this bit is enabled, a message is to be transmitted and received simultaneously. 0 = Disable 1 = Enable	0x00
14	rw	CAN0_TXE_MDS	CAN message transmission mode select. When selects 'Resend', the chip will automatically retransmit the message until the message has been successfully transmitted. When selects 'Once', the message will be transmitted only once. 0 = Resend 1 = Once	0x00
13	rw	CAN0_EDF_MDS	CAN receive edge detect filter mode select after FDF bit is detected. When selects 'Normal', the edge detection is hit if detects input high-to-low condition. When selects 'Sample', the edge detection is hit if detects input high-to-low and samples two successive '0' conditions. 0 = Normal 1 = Sample	0x00
12	rw	CAN0_FDT_MDS	CAN receive FDF bit mode select. For CAN FD the FDF bit is at the same location of r0 is for standard frame or r1 for extended frame. When selects 'Normal' for CAN 2.0, the data frame is normal reception whatever the received r0/r1 bit value. When selects 'Skip' for CAN FD tolerant, the data frame is skipped if r0 is '1' for standard frame or r1 is '1' for extended frame. CAN FD tolerant is not able to receive or transmit FD frame but not disturbing them. 0 = Normal 1 = Skip	0x00
11	rw	CAN0_TX_INV	CAN0_TX output signal inverse enable. 0 = Disable 1 = Enable	0x00
10	rw	CAN0_RX_INV	CAN0_RX input signal inverse enable. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	CAN0_IO_SWP	CAN_RX/CAN_TX swap enable bit. 0 = Disable 1 = Enable	0x00
7	rw	CAN0_OS_MDS	CAN RX data oversampling mode select. When selects 'Three', the bus will be sampled three times. When selects 'One', the bus will be sampled once. 0 = One 1 = Three	0x00
6..4	rw	CAN0_TST_MDS	CAN test mode select. When selects 'LBM', the received input is taken from transmitted output to replace from input pin(RX ->TX). When selects 'SIL', the module does not send an acknowledge to the CAN bus, even when a message is received successfully. When disables, the error counters are	0x00



			stopped at the current value. When selects 'LBS', the received input is taken from transmitted output. The internal CAN input and output are opened to external CAN bus. 0x0 = Disable 0x1 = LBM : Loop back mode 0x2 = SIL : Silent mode 0x3 = LBS : Loop back combined with silent mode 0x4 = Reserved 0x5 = Reserved 0x6 = Reserved 0x7 = Reserved	
3	rw	<b>CAN0_WUP_MDS</b>	CAN wakeup mode select. When selects 'Soft', the chip is left CAN low power mode on software request by cleared CAN0_LP_EN bit. When selects 'Auto', the chip will be left CAN low power mode automatically by RX signal active detection. 0 = Soft 1 = Auto	0x00
2	rw	<b>CAN0_LP_EN</b>	CAN Low Power mode enable bit. When this bit enables and CANx_INIT_EN is disabled, the module enters its sleep mode provided no CAN interrupt is pending and there is no bus activity. If CANx_INIT_EN is enabled, this bit is invalid to set 'Enable'. When the module has entered low power mode, there are only CANx_EN, CANx_INIT_EN and CANx_LP_EN bits which can be access. (If there is bus activity or an interrupt is pending, the wake-up procedure is executed.) 0 = Disable 1 = Enable	0x00
1	rw	<b>CAN0_INIT_EN</b>	CAN Initial mode enable bit. When enables, any message currently being transmitted or received is aborted and CAN Initial mode is entered. When disables, the module returns to Normal mode. 0 = Disable 1 = Enable	0x01
0	rw	<b>CAN0_EN</b>	CAN function enable bit. 0 = Disable 1 = Enable	0x00

### 1.26.6. CAN0 control register 1

<b>CAN0_CR1</b>		<b>CAN0 control register 1</b>					
Offset Address :		<b>0x14</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>CAN0_SJW[1:0]</b>	
15	14	13	12	11	10	9	8
<b>Reserved</b>					<b>CAN0_TSEG2[2:0]</b>		
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>CAN0_TSEG1[3:0]</b>			

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>CAN0_SJW</b>	CAN resynchronization jump width. These bits define the maximum number of time quanta. The CAN hardware is allowed to lengthen or shorten a bit to perform the resynchronization. The value range 0 ~ 3 is indicated the time duration is 1 ~ 4 unit. A time quantum is one CK_CANx_TQ	0x00



			clock time. (This register can only be written in CAN Initial Mode.)	
15..11	-	Reserved	Reserved	0x00
10..8	rw	CAN0_TSEG2	CAN time segment 2 register. These bits define the number of time quanta in Time Segment 2. The value range 0 ~ 7 is indicated the time duration is 1 ~ 8 unit. The value 0 is invalid. A time quantum is one CK_CANx_TQ clock time. (This register can only be written in CAN Initial Mode.)	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	CAN0_TSEG1	CAN Time segment 1 register. These bits define the number of time quanta in Time Segment 1. The value range 0 ~ 15 is indicated the time duration is 1 ~ 16 unit. The value 0 is invalid. A time quantum is one CK_CANx_TQ clock time. (This register can only be written in CAN Initial Mode.)	0x00

### 1.26.7. CAN0 control register 3

<b>CAN0_CR3</b>	<b>CAN0 control register 3</b>
Offset Address :	0x1C
Reset Value :	0x00000060

31	30	29	28	27	26	25	24
CAN0_RXERR_MDS	Reserved						
23	22	21	20	19	18	17	16
CAN0_TXERR_CNT[7:0]							
15	14	13	12	11	10	9	8
CAN0_RXERR_CNT[7:0]							
7	6	5	4	3	2	1	0
CAN0_EW_LIM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31	rw	CAN0_RXERR_MDS	CAN receive error counter control mode select. When selects 'Passive', the receive error counter does not increased if the error has happened in error passive state. 0 = Normal 1 = Passive	0x00
30..24	-	Reserved	Reserved	0x00
23..16	rw	CAN0_TXERR_CNT	CAN transmit error counter. This counter is incremented when transmission errors are experienced and decremented when messages are transmitted without error. After a 'Bus Off' event, the register is initialized to 127. Reading this register will give the status of the Bus Off recovery. (This register can only be written in CAN Initial Mode.)	0x00
15..8	rw	CAN0_RXERR_CNT	CAN receive error counter. This counter is incremented when errors are experienced in the receive bit stream and decremented when messages are received without error. After hardware reset or when a Bus Off event occurs, the counter is automatically set to '0'. (This register can only be written in CAN Initial Mode.)	0x00
7..0	rw	CAN0_EW_LIM	CAN error warning limit register. This register defines the number of errors after which an Error Warning Interrupt should be generated (if enabled). This register may only be written in Initial mode. In Normal mode it is read only. (This register can only be written in CAN Initial Mode.)	0x60

### 1.26.8. CAN0 status register 3

<b>CAN0_STA3</b>	<b>CAN0 status register 3</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved			CAN0_ECC_ALC[4:0]				
15	14	13	12	11	10	9	8
Reserved					CAN0_ECC_ERR[2:0]		
7	6	5	4	3	2	1	0
CAN0_ECC_DIR	Reserved		CAN0_ECC_SEG[4:0]				

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20..16	r	CAN0_ECC_ALC	CAN arbitration lost bit position capture register. This register records the bit position at which arbitration was lost. When bus arbitration lost, an arbitration lost interrupt is generated (if enabled) and the current bit position of the bit processor is captured into this register. The register value is kept until the register has been read.	0x00
15..11	-	Reserved	Reserved	0x00
10..8	r	CAN0_ECC_ERR	CAN error code capture register. When a bus error occurs, the register value is kept until one of the register of CAN0_ECC_SEG, CAN0_ECC_DIR and CAN0_ECC_ERR has been read. 0x0 = No : No error 0x1 = Bit : Bit error 0x2 = Form : Form error 0x3 = Stuff : Stuff error 0x4 = CRC : CRC error 0x5 = Reserved 0x6 = Reserved 0x7 = Others : Some other type of error	0x00
7	r	CAN0_ECC_DIR	CAN error code capture of direction. When a bus error occurs, the register value is kept until one of the register of CAN0_ECC_SEG, CAN0_ECC_DIR and CAN0_ECC_ERR has been read. 0 = TX : the error occurred during reception 1 = RX : the error occurred during transmission	0x00
6..5	-	Reserved	Reserved	0x00
4..0	r	CAN0_ECC_SEG	CAN error segment code capture register. When a bus error occurs, the register value is kept until one of the register of CAN0_ECC_SEG, CAN0_ECC_DIR and CAN0_ECC_ERR has been read.	0x00

### 1.26.9. CAN0 acceptance filter control register 0

<b>CAN0_AFC0</b>	<b>CAN0 acceptance filter control register 0</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		CAN0_AF5_FSEL	CAN0_AF4_FSEL	CAN0_AF3_FSEL	CAN0_AF2_FSEL	CAN0_AF1_FSEL	CAN0_AF0_FSEL
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		CAN0_AF5_EN	CAN0_AF4_EN	CAN0_AF3_EN	CAN0_AF2_EN	CAN0_AF1_EN	CAN0_AF0_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	CAN0_AF5_FSEL	CAN acceptance filter-5 FIFO select.	0x00

			0 = FIFO0 1 = FIFO1	
20	rw	<b>CAN0_AF4_FSEL</b>	CAN acceptance filter-4 FIFO select. 0 = FIFO0 1 = FIFO1	0x00
19	rw	<b>CAN0_AF3_FSEL</b>	CAN acceptance filter-3 FIFO select. 0 = FIFO0 1 = FIFO1	0x00
18	rw	<b>CAN0_AF2_FSEL</b>	CAN acceptance filter-2 FIFO select. 0 = FIFO0 1 = FIFO1	0x00
17	rw	<b>CAN0_AF1_FSEL</b>	CAN acceptance filter-1 FIFO select. 0 = FIFO0 1 = FIFO1	0x00
16	rw	<b>CAN0_AF0_FSEL</b>	CAN acceptance filter-0 FIFO select. 0 = FIFO0 1 = FIFO1	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>CAN0_AF5_EN</b>	CAN acceptance filter-5 enable bit. 0 = Disable 1 = Enable	0x00
4	rw	<b>CAN0_AF4_EN</b>	CAN acceptance filter-4 enable bit. 0 = Disable 1 = Enable	0x00
3	rw	<b>CAN0_AF3_EN</b>	CAN acceptance filter-3 enable bit. 0 = Disable 1 = Enable	0x00
2	rw	<b>CAN0_AF2_EN</b>	CAN acceptance filter-2 enable bit. 0 = Disable 1 = Enable	0x00
1	rw	<b>CAN0_AF1_EN</b>	CAN acceptance filter-1 enable bit. 0 = Disable 1 = Enable	0x00
0	rw	<b>CAN0_AF0_EN</b>	CAN acceptance filter-0 enable bit. 0 = Disable 1 = Enable	0x00

### 1.26.10. CAN0 acceptance filter control register 1

<b>CAN0_AFC1</b>	<b>CAN0 acceptance filter control register 1</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>CAN0_AF5_CFG</b>	<b>CAN0_AF4_CFG</b>	<b>CAN0_AF3_CFG</b>	<b>CAN0_AF2_CFG</b>	<b>CAN0_AF1_CFG</b>	<b>CAN0_AF0_CFG</b>	
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>CAN0_AF5_MDS</b>	<b>CAN0_AF4_MDS</b>	<b>CAN0_AF3_MDS</b>	<b>CAN0_AF2_MDS</b>	<b>CAN0_AF1_MDS</b>	<b>CAN0_AF0_MDS</b>	

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21	rw	<b>CAN0_AF5_CFG</b>	CAN acceptance filter-5 configuration. When select 'Single', receiving data are filtered by using one 32-bit filter. When select 'Dual', receiving data are filtered by using two shorter 16-bit filters. 0 = Single: Single 32-bit filter	0x00

			1 = Dual : Dual 16-bit filters	
20	rw	<b>CAN0_AF4_CFG</b>	CAN acceptance filter-4 configuration. When select 'Single', receiving data are filtered by using one 32-bit filter. When select 'Dual', receiving data are filtered by using two shorter 16-bit filters. 0 = Single: Single 32-bit filter 1 = Dual : Dual 16-bit filters	0x00
19	rw	<b>CAN0_AF3_CFG</b>	CAN acceptance filter-3 configuration. When select 'Single', receiving data are filtered by using one 32-bit filter. When select 'Dual', receiving data are filtered by using two shorter 16-bit filters. 0 = Single: Single 32-bit filter 1 = Dual : Dual 16-bit filters	0x00
18	rw	<b>CAN0_AF2_CFG</b>	CAN acceptance filter-2 configuration. When select 'Single', receiving data are filtered by using one 32-bit filter. When select 'Dual', receiving data are filtered by using two shorter 16-bit filters. 0 = Single: Single 32-bit filter 1 = Dual : Dual 16-bit filters	0x00
17	rw	<b>CAN0_AF1_CFG</b>	CAN acceptance filter-1 configuration. Refer the register description of CAN0_AF0_MDS for detail information. 0 = Single: Single 32-bit filter 1 = Dual : Dual 16-bit filters	0x00
16	rw	<b>CAN0_AF0_CFG</b>	CAN acceptance filter-0 configuration. When select 'Single', receiving data are filtered by using one 32-bit filter. When select 'Dual', receiving data are filtered by using two shorter 16-bit filters. 0 = Single: Single 32-bit filter 1 = Dual : Dual 16-bit filters	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>CAN0_AF5_MDS</b>	CAN acceptance filter-5 mode select. Refer the register description of CAN0_AF0_MDS for detail information. 0 = MaskMode 1 = ListMode	0x00
4	rw	<b>CAN0_AF4_MDS</b>	CAN acceptance filter-4 mode select. Refer the register description of CAN0_AF0_MDS for detail information. 0 = MaskMode 1 = ListMode	0x00
3	rw	<b>CAN0_AF3_MDS</b>	CAN acceptance filter-3 mode select. Refer the register description of CAN0_AF0_MDS for detail information. 0 = MaskMode 1 = ListMode	0x00
2	rw	<b>CAN0_AF2_MDS</b>	CAN acceptance filter-2 mode select. Refer the register description of CAN0_AF0_MDS for detail information. 0 = MaskMode 1 = ListMode	0x00
1	rw	<b>CAN0_AF1_MDS</b>	CAN acceptance filter-1 mode select. Refer the register description of CAN0_AF0_MDS for detail information. 0 = MaskMode 1 = ListMode	0x00
0	rw	<b>CAN0_AF0_MDS</b>	CAN acceptance filter-0 mode select. When selects 'Mask', the CANx_AFnR0 register is used as acceptance filter code register and CANx_AFnR1 register is used as acceptance filter code mask register. When selects 'List', the CANx_AFnR0 and CANx_AFnR1 registers are used as two independent acceptance filter code registers. 0 = MaskMode 1 = ListMode	0x00

## 1.26.11. CAN0 acceptance filter-0 register 0

<b>CAN0_AF0R0</b>	<b>CAN0 acceptance filter-0 register 0</b>
Offset Address :	0x30
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF0R0[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF0R0[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF0R0[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF0R0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF0R0	CAN acceptance filter-0 register 0. [Identifier]: These bits record the bit patterns used by the acceptance filter in filtering received data in conjunction with the corresponding acceptance mask register. [Mask]: These bits record the mask patterns used by the acceptance filter in filtering received data. '1's in these bits identify the bits of the incoming data bytes that are required to match the bit values in the corresponding acceptance code registers. '0's mark individual bits as 'don't care'.	0x00000000

## 1.26.12. CAN0 acceptance filter-0 register 1

<b>CAN0_AF0R1</b>	<b>CAN0 acceptance filter-0 register 1</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF0R1[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF0R1[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF0R1[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF0R1[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF0R1	CAN acceptance filter-0 register 1. [Identifier]: These bits record the bit patterns used by the acceptance filter in filtering received data in conjunction with the corresponding acceptance mask register. [Mask]: These bits record the mask patterns used by the acceptance filter in filtering received data. '1's in these bits identify the bits of the incoming data bytes that are required to match the bit values in the corresponding acceptance code registers. '0's mark individual bits as 'don't care'.	0x00000000

## 1.26.13. CAN0 acceptance filter-1 register 0

<b>CAN0_AF1R0</b>	<b>CAN0 acceptance filter-1 register 0</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF1R0[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF1R0[23:16]							
15	14	13	12	11	10	9	8

CAN0_AF1R0[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF1R0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF1R0	CAN acceptance filter-1 register 0. Refer the register description of CAN0_AF0R0 for detail information.	0x00000000

#### 1.26.14. CAN0 acceptance filter-1 register 1

<b>CAN0_AF1R1</b>	<b>CAN0 acceptance filter-1 register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
CAN0_AF1R1[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF1R1[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF1R1[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF1R1[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF1R1	CAN acceptance filter-1 register 1. Refer the register description of CAN0_AF0R1 for detail information.	0x00000000

#### 1.26.15. CAN0 acceptance filter-2 register 0

<b>CAN0_AF2R0</b>	<b>CAN0 acceptance filter-2 register 0</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
CAN0_AF2R0[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF2R0[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF2R0[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF2R0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF2R0	CAN acceptance filter-1 register 0. Refer the register description of CAN0_AF0R0 for detail information.	0x00000000

#### 1.26.16. CAN0 acceptance filter-2 register 1

<b>CAN0_AF2R1</b>	<b>CAN0 acceptance filter-2 register 1</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
CAN0_AF2R1[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF2R1[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF2R1[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF2R1[7:0]							

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..0	rw	<b>CAN0_AF2R1</b>	CAN acceptance filter-1 register 1. Refer the register description of CAN0_AF0R1 for detail information.	0x00000000
-------	----	-------------------	--	------------

### 1.26.17. CAN0 acceptance filter-3 register 0

CAN0_AF3R0		CAN0 acceptance filter-3 register 0	
Offset Address :	0x48	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_AF3R0[31:24]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_AF3R0[23:16]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_AF3R0[15:8]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_AF3R0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>CAN0_AF3R0</b>	CAN acceptance filter-1 register 0. Refer the register description of CAN0_AF0R0 for detail information.	0x00000000

### 1.26.18. CAN0 acceptance filter-3 register 1

CAN0_AF3R1		CAN0 acceptance filter-3 register 1	
Offset Address :	0x4C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_AF3R1[31:24]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_AF3R1[23:16]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_AF3R1[15:8]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_AF3R1[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>CAN0_AF3R1</b>	CAN acceptance filter-1 register 1. Refer the register description of CAN0_AF0R1 for detail information.	0x00000000

### 1.26.19. CAN0 acceptance filter-4 register 0

CAN0_AF4R0		CAN0 acceptance filter-4 register 0	
Offset Address :	0x50	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_AF4R0[31:24]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_AF4R0[23:16]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_AF4R0[15:8]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_AF4R0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	<b>CAN0_AF4R0</b>	CAN acceptance filter-1 register 0. Refer the register description of CAN0_AF0R0 for detail information.	0x00000000

### 1.26.20. CAN0 acceptance filter-4 register 1

CAN0_AF4R1		CAN0 acceptance filter-4 register 1	
Offset Address :	0x54	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF4R1[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF4R1[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF4R1[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF4R1[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF4R1	CAN acceptance filter-1 register 1. Refer the register description of CAN0_AF0R1 for detail information.	0x00000000

### 1.26.21. CAN0 acceptance filter-5 register 0

CAN0_AF5R0		CAN0 acceptance filter-5 register 0	
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF5R0[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF5R0[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF5R0[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF5R0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF5R0	CAN acceptance filter-1 register 0. Refer the register description of CAN0_AF0R0 for detail information.	0x00000000

### 1.26.22. CAN0 acceptance filter-5 register 1

CAN0_AF5R1		CAN0 acceptance filter-5 register 1	
Offset Address :	0x5C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_AF5R1[31:24]							
23	22	21	20	19	18	17	16
CAN0_AF5R1[23:16]							
15	14	13	12	11	10	9	8
CAN0_AF5R1[15:8]							
7	6	5	4	3	2	1	0
CAN0_AF5R1[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	CAN0_AF5R1	CAN acceptance filter-1 register 1. Refer the register description of CAN0_AF0R1 for detail information.	0x00000000

### 1.26.23. CAN0 receive FIFO-0 data register 0

CAN0_RDAT00		CAN0 receive FIFO-0 data register 0	
Offset Address :	0xA0	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							



23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	r	CAN0_RX0_IDE	CAN receiving message IDE bit. 0 = STD : Standard identifier 1 = EXT : Extended identifier	0x00
29	r	CAN0_RX0_RTR	CAN receiving message RTR bit. 0 = Data : Data frame 1 = Remote : Remote frame	0x00
28..18	r	CAN0_RX0_SID	CAN receiving message SID bits. These bits are used as ID 10-to-0 for standard data frame and ID 28-to-18 for extended data frame.	0x0000
17..0	r	CAN0_RX0_EID	CAN receiving message EID bits. These bits 0 are used as ID 17-to-0 for extended data frame only.	0x000000
31..0	rw		CAN0 receive FIFO-0 data register 1	0x00000000
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	w	CAN0_RX0_RST	CAN receive message FIFO-0 reset enable bit. When enables, the chip will reset the FIFO and clear CANx_RX0F, CANx_RFUL0F, CANx_ROVR0F. 0 = No : no effect 1 = Enable	0x00
8	w	CAN0_RX0_CLR	CAN receive message FIFO-0 active buffer clear and release enable bit. When enables, the chip will release the receive active buffer and clear CANx_RX0F. 0 = No : no effect 1 = Enable	0x00
7..4	-	Reserved	Reserved	0x00
3..0	r	CAN0_RX0_DLC	CAN receiving message DLC bits.	0x00

#### 1.26.24. CAN0 receive FIFO-0 data register 2

<b>CAN0_RDAT02</b>	<b>CAN0 receive FIFO-0 data register 2</b>
Offset Address :	0xA8
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
CAN0_RX0_D3[7:0]							
23	22	21	20	19	18	17	16
CAN0_RX0_D2[7:0]							
15	14	13	12	11	10	9	8
CAN0_RX0_D1[7:0]							
7	6	5	4	3	2	1	0
CAN0_RX0_D0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	CAN0_RX0_D3	CAN receiving message data byte-3.	0x00
23..16	r	CAN0_RX0_D2	CAN receiving message data byte-2.	0x00
15..8	r	CAN0_RX0_D1	CAN receiving message data byte-1.	0x00
7..0	r	CAN0_RX0_D0	CAN receiving message data byte-0.	0x00

#### 1.26.25. CAN0 receive FIFO-0 data register 3

<b>CAN0_RDAT03</b>	<b>CAN0 receive FIFO-0 data register 3</b>
--------------------	--

Offset Address : 0xAC

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
CAN0_RX0_D7[7:0]							
23	22	21	20	19	18	17	16
CAN0_RX0_D6[7:0]							
15	14	13	12	11	10	9	8
CAN0_RX0_D5[7:0]							
7	6	5	4	3	2	1	0
CAN0_RX0_D4[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	CAN0_RX0_D7	CAN receiving message data byte-7.	0x00
23..16	r	CAN0_RX0_D6	CAN receiving message data byte-6.	0x00
15..8	r	CAN0_RX0_D5	CAN receiving message data byte-5.	0x00
7..0	r	CAN0_RX0_D4	CAN receiving message data byte-4.	0x00

## 1.26.26. CAN0 receive FIFO-1 data register 0

CAN0\_RDAT10

CAN0 receive FIFO-1 data register 0

Offset Address : 0xB0

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	r	CAN0_RX1_IDE	CAN receiving message IDE bit. 0 = STD : Standard identifier 1 = EXT : Extended identifier	0x00
29	r	CAN0_RX1_RTR	CAN receiving message RTR bit. 0 = Data : Data frame 1 = Remote : Remote frame	0x00
28..18	r	CAN0_RX1_SID	CAN receiving message SID bits. These bits are used as ID 10-to-0 for standard data frame and ID 28-to-18 for extended data frame.	0x0000
17..0	r	CAN0_RX1_EID	CAN receiving message EID bits. These bits 0 are used as ID 17-to-0 for extended data frame only.	0x000000
31..0	rw		CAN0 receive FIFO-1 data register 1	0x00000000
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	w	CAN0_RX1_RST	CAN receive message FIFO-1 reset enable bit. When enables, the chip will reset the FIFO and clear CANx_RX1F, CANx_RFUL1F, CANx_ROVR1F. 0 = No : no effect 1 = Enable	0x00
8	w	CAN0_RX1_CLR	CAN receive message FIFO-1 active buffer clear and release enable bit. When enables, the chip will release the receive active buffer and clear CANx_RX1F. 0 = No : no effect 1 = Enable	0x00
7..4	-	Reserved	Reserved	0x00
3..0	r	CAN0_RX1_DLC	CAN receiving message DLC bits.	0x00

## 1.26.27. CAN0 receive FIFO-1 data register 2

<b>CAN0_RDAT12</b>	<b>CAN0 receive FIFO-1 data register 2</b>
Offset Address :	<b>0xB8</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
CAN0_RX1_D3[7:0]							
23	22	21	20	19	18	17	16
CAN0_RX1_D2[7:0]							
15	14	13	12	11	10	9	8
CAN0_RX1_D1[7:0]							
7	6	5	4	3	2	1	0
CAN0_RX1_D0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	CAN0_RX1_D3	CAN receiving message data byte-3.	0x00
23..16	r	CAN0_RX1_D2	CAN receiving message data byte-2.	0x00
15..8	r	CAN0_RX1_D1	CAN receiving message data byte-1.	0x00
7..0	r	CAN0_RX1_D0	CAN receiving message data byte-0.	0x00

## 1.26.28. CAN0 receive FIFO-1 data register 3

<b>CAN0_RDAT13</b>	<b>CAN0 receive FIFO-1 data register 3</b>
Offset Address :	<b>0xBC</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
CAN0_RX1_D7[7:0]							
23	22	21	20	19	18	17	16
CAN0_RX1_D6[7:0]							
15	14	13	12	11	10	9	8
CAN0_RX1_D5[7:0]							
7	6	5	4	3	2	1	0
CAN0_RX1_D4[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	r	CAN0_RX1_D7	CAN receiving message data byte-7.	0x00
23..16	r	CAN0_RX1_D6	CAN receiving message data byte-6.	0x00
15..8	r	CAN0_RX1_D5	CAN receiving message data byte-5.	0x00
7..0	r	CAN0_RX1_D4	CAN receiving message data byte-4.	0x00

## 1.26.29. CAN0 transmit buffer-0 data register 0

<b>CAN0_TDAT00</b>	<b>CAN0 transmit buffer-0 data register 0</b>
Offset Address :	<b>0xC0</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	CAN0_TX0_IDE	CAN transmitted message IDE bit. 0 = STD : Standard identifier	0x00

			1 = EXT : Extended identifier	
29	rw	<b>CAN0_TX0_RTR</b>	CAN transmitted message RTR bit. 0 = Data : Data frame 1 = Remote : Remote frame	0x00
28..18	rw	<b>CAN0_TX0_SID</b>	CAN transmitted message SID bits. These bits are used as ID 10-to-0 for standard data frame and ID 28-to-18 for extended data frame.	0x0000
17..0	rw	<b>CAN0_TX0_EID</b>	CAN transmitted message EID bits. These bits 0 are used as ID 17-to-0 for extended data frame only.	0x000000
31..0	rw		CAN0 transmit buffer-0 data register 1	0x00000000
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..10	-	<b>Reserved</b>	Reserved	0x00
9	w	<b>CAN0_TX0_STOP</b>	CAN abort transmission enable bit. When sets this bit to 1, the chip will stop the next transmission request. 0 = No : no effect 1 = Enable	0x00
8	w	<b>CAN0_TX0_REQ</b>	CAN transmission request enable bit. A message is to be transmitted when set this bit to 1. 0 = No : no effect 1 = Enable	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..0	rw	<b>CAN0_TX0_DLC</b>	CAN transmitted message DLC bits.	0x00

### 1.26.30. CAN0 transmit buffer-0 data register 2

<b>CAN0_TDAT02</b>	<b>CAN0 transmit buffer-0 data register 2</b>
Offset Address :	0xC8
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_TX0_D3[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX0_D2[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX0_D1[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX0_D0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX0_D3</b>	CAN transmitted message data byte-3.	0x00
23..16	rw	<b>CAN0_TX0_D2</b>	CAN transmitted message data byte-2.	0x00
15..8	rw	<b>CAN0_TX0_D1</b>	CAN transmitted message data byte-1.	0x00
7..0	rw	<b>CAN0_TX0_D0</b>	CAN transmitted message data byte-0.	0x00

### 1.26.31. CAN0 transmit buffer-0 data register 3

<b>CAN0_TDAT03</b>	<b>CAN0 transmit buffer-0 data register 3</b>
Offset Address :	0xCC
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_TX0_D7[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX0_D6[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX0_D5[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX0_D4[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX0_D7</b>	CAN transmitted message data byte-7.	0x00

23..16	rw	<b>CAN0_TX0_D6</b>	CAN transmitted message data byte-6.	0x00
15..8	rw	<b>CAN0_TX0_D5</b>	CAN transmitted message data byte-5.	0x00
7..0	rw	<b>CAN0_TX0_D4</b>	CAN transmitted message data byte-4.	0x00

### 1.26.32. CAN0 transmit buffer-1 data register 0

<b>CAN0_TDAT10</b>	<b>CAN0 transmit buffer-1 data register 0</b>
Offset Address :	<b>0xD0</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	<b>CAN0_TX1_IDE</b>	CAN transmitted message IDE bit. 0 = STD : Standard identifier 1 = EXT : Extended identifier	0x00
29	rw	<b>CAN0_TX1_RTR</b>	CAN transmitted message RTR bit. 0 = Data : Data frame 1 = Remote : Remote frame	0x00
28..18	rw	<b>CAN0_TX1_SID</b>	CAN transmitted message SID bits. These bits are used as ID 10-to-0 for standard data frame and ID 28-to-18 for extended data frame.	0x0000
17..0	rw	<b>CAN0_TX1_EID</b>	CAN transmitted message EID bits. These bits 0 are used as ID 17-to-0 for extended data frame only.	0x000000
31..0	rw		CAN0 transmit buffer-1 data register 1	0x00000000
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	w	<b>CAN0_TX1_STOP</b>	CAN abort transmission enable bit. When sets this bit to 1, the chip will stop the next transmission request. 0 = No : no effect 1 = Enable	0x00
8	w	<b>CAN0_TX1_REQ</b>	CAN transmission request enable bit. A message is to be transmitted when set this bit to 1. 0 = No : no effect 1 = Enable	0x00
7..4	-	Reserved	Reserved	0x00
3..0	rw	<b>CAN0_TX1_DLC</b>	CAN transmitted message DLC bits.	0x00

### 1.26.33. CAN0 transmit buffer-1 data register 2

<b>CAN0_TDAT12</b>	<b>CAN0 transmit buffer-1 data register 2</b>
Offset Address :	<b>0xD8</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>CAN0_TX1_D3[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX1_D2[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX1_D1[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX1_D0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX1_D3</b>	CAN transmitted message data byte-3.	0x00
23..16	rw	<b>CAN0_TX1_D2</b>	CAN transmitted message data byte-2.	0x00
15..8	rw	<b>CAN0_TX1_D1</b>	CAN transmitted message data byte-1.	0x00
7..0	rw	<b>CAN0_TX1_D0</b>	CAN transmitted message data byte-0.	0x00

### 1.26.34. CAN0 transmit buffer-1 data register 3

<b>CAN0_TDAT13</b>	<b>CAN0 transmit buffer-1 data register 3</b>
Offset Address :	0xDC
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_TX1_D7[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX1_D6[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX1_D5[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX1_D4[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX1_D7</b>	CAN transmitted message data byte-7.	0x00
23..16	rw	<b>CAN0_TX1_D6</b>	CAN transmitted message data byte-6.	0x00
15..8	rw	<b>CAN0_TX1_D5</b>	CAN transmitted message data byte-5.	0x00
7..0	rw	<b>CAN0_TX1_D4</b>	CAN transmitted message data byte-4.	0x00

### 1.26.35. CAN0 transmit buffer-2 data register 0

<b>CAN0_TDAT20</b>	<b>CAN0 transmit buffer-2 data register 0</b>
Offset Address :	0xE0
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>Reserved</b>							

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30	rw	<b>CAN0_TX2_IDE</b>	CAN transmitted message IDE bit. 0 = STD : Standard identifier 1 = EXT : Extended identifier	0x00
29	rw	<b>CAN0_TX2_RTR</b>	CAN transmitted message RTR bit. 0 = Data : Data frame 1 = Remote : Remote frame	0x00
28..18	rw	<b>CAN0_TX2_SID</b>	CAN transmitted message SID bits. These bits are used as ID 10-to-0 for standard data frame and ID 28-to-18 for extended data frame.	0x0000
17..0	rw	<b>CAN0_TX2_EID</b>	CAN transmitted message EID bits. These bits 0 are used as ID 17-to-0 for extended data frame only.	0x000000
31..0	rw		CAN0 transmit buffer-2 data register 1	0x00000000
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..10	-	<b>Reserved</b>	Reserved	0x00
9	w	<b>CAN0_TX2_STOP</b>	CAN abort transmission enable bit. When sets this bit to 1, the chip will stop the next transmission request. 0 = No : no effect	0x00

			1 = Enable	
8	w	<b>CAN0_TX2_REQ</b>	CAN transmission request enable bit. A message is to be transmitted when set this bit to 1. 0 = No : no effect 1 = Enable	0x00
7..4	-	<b>Reserved</b>	Reserved	0x00
3..0	rw	<b>CAN0_TX2_DLC</b>	CAN transmitted message DLC bits.	0x00

### 1.26.36. CAN0 transmit buffer-2 data register 2

<b>CAN0_TDAT22</b>	<b>CAN0 transmit buffer-2 data register 2</b>
Offset Address :	0xE8
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_TX2_D3[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX2_D2[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX2_D1[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX2_D0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX2_D3</b>	CAN transmitted message data byte-3.	0x00
23..16	rw	<b>CAN0_TX2_D2</b>	CAN transmitted message data byte-2.	0x00
15..8	rw	<b>CAN0_TX2_D1</b>	CAN transmitted message data byte-1.	0x00
7..0	rw	<b>CAN0_TX2_D0</b>	CAN transmitted message data byte-0.	0x00

### 1.26.37. CAN0 transmit buffer-2 data register 3

<b>CAN0_TDAT23</b>	<b>CAN0 transmit buffer-2 data register 3</b>
Offset Address :	0xEC
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CAN0_TX2_D7[7:0]</b>							
23	22	21	20	19	18	17	16
<b>CAN0_TX2_D6[7:0]</b>							
15	14	13	12	11	10	9	8
<b>CAN0_TX2_D5[7:0]</b>							
7	6	5	4	3	2	1	0
<b>CAN0_TX2_D4[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>CAN0_TX2_D7</b>	CAN transmitted message data byte-7.	0x00
23..16	rw	<b>CAN0_TX2_D6</b>	CAN transmitted message data byte-6.	0x00
15..8	rw	<b>CAN0_TX2_D5</b>	CAN transmitted message data byte-5.	0x00
7..0	rw	<b>CAN0_TX2_D4</b>	CAN transmitted message data byte-4.	0x00

## CAN0 Register Map

0	Reserved	0	CAN0_IEA	0	Reserved	0	CAN0_RX_STA	1	CAN0_EN	0	CAN0_TSEG1[3:0]	CAN0_EW_LIM [7:0]	CAN0_ECC_SEG [4:0]	0											
1	CAN0_BUSF	0	CAN0_BUS_IE	0	Reserved	0	Reserved	0	CAN0_INIT_EN	1				CAN0_TSEG2[2:0]	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]	0								
2	CAN0_EWF	0	CAN0_EW_IE	0	CAN0_RFUL0_STA	0	CAN0_RFUL1_STA	0	CAN0_LP_EN	0							Reserved	CAN0_ECC_DIR	0						
3	CAN0_WUPF	0	CAN0_WUP_IE	0	CAN0_RFUL1_STA	0	CAN0_ROVR0_STA	0	CAN0_WUP_MDS	0	Reserved	Reserved	Reserved						0						
4	CAN0_EPF	0	CAN0_EP_IE	0	CAN0_ROVR0_STA	0	CAN0_ROVR1_STA	0	CAN0_TST_MDS [2:0]	0				Reserved	CAN0_ECC_DIR	0									
5	CAN0_ALOSF	0	CAN0_ALOS_IE	0	CAN0_ROVR1_STA	0	Reserved	0	0	0						Reserved	Reserved	0							
6	CAN0_BERRF	0	CAN0_BERR_IE	0	Reserved	0	Reserved	0	0	0	Reserved	Reserved	0												
7	Reserved	0	Reserved	0	Reserved	0	Reserved	0	CAN0_OS_MDS	0			CAN0_TSEG2[2:0]	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]			0							
8	CAN0_RX0F	0	CAN0_RX0_IE	0	CAN0_TX_STA	1	CAN0_TX_STA	1	CAN0_IO_SWP	0						Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]	0						
9	CAN0_RX1F	0	CAN0_RX1_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	CAN0_RXERR_CNT [7:0]							CAN0_ECC_ERR [2:0]	0					
10	CAN0_RFUL0F	0	CAN0_RFUL0_IE	0	Reserved	0	Reserved	0	CAN0_RX_INV	0			Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]					0					
11	CAN0_RFUL1F	0	CAN0_RFUL1_IE	0	Reserved	0	Reserved	0	CAN0_TX_INV	0						Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]		0					
12	CAN0_ROVR0F	0	CAN0_ROVR0_IE	0	CAN0_TC0_STA	0	CAN0_TC0_STA	0	CAN0_FDT_MDS	0	Reserved	CAN0_RXERR_CNT [7:0]							CAN0_ECC_ERR [2:0]	0					
13	CAN0_ROVR1F	0	CAN0_ROVR1_IE	0	CAN0_TC1_STA	0	CAN0_TC1_STA	0	CAN0_EDF_MDS	0			Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]					0					
14	CAN0_RPEND0F	0	CAN0_RPEND0_IE	0	CAN0_TC2_STA	0	CAN0_TC2_STA	0	CAN0_TXE_MDS	0						Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]		0					
15	CAN0_RPEND1F	0	CAN0_RPEND1_IE	0	Reserved	0	Reserved	0	CAN0_SRR_EN	0	Reserved	CAN0_RXERR_CNT [7:0]							CAN0_ECC_ERR [2:0]	0					
16	CAN0_TX0F	0	CAN0_TX0_IE	0	CAN0_TB0_STA	1	CAN0_TB0_STA	1	CAN0_S0_SEL [1:0]	0			CAN0_SJW[1:0]	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]					0					
17	CAN0_TX1F	0	CAN0_TX1_IE	0	CAN0_TB1_STA	1	CAN0_TB1_STA	1	Reserved	0						Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]		0					
18	CAN0_TX2F	0	CAN0_TX2_IE	0	CAN0_TB2_STA	1	CAN0_TB2_STA	1	Reserved	0	Reserved	CAN0_RXERR_CNT [7:0]							CAN0_ECC_ERR [2:0]	0					
19	Reserved	0	Reserved	0	CAN0_BRP[9:0]	0	Reserved	0	Reserved	0			Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]					0					
20		0		0		0		0	0	0						0	0	0		0	0				
21		0		0		0		0	0	0	0	0				0	0	0	0						
22		0		0		0		0	0	0	0	0				0	0	0	0						
23	Reserved	0	Reserved	0	CAN0_BRP[9:0]	0	Reserved	0	Reserved	0	Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]	0											
24		0		0		0		0	0	0				0	0	0	0	0							
25		0		0		0		0	0	0				0	0	0	0	0	0						
26		0		0		0		0	0	0				0	0	0	0	0	0						
27	CAN0_EP_STA	0	Reserved	0	CAN0_BRP[9:0]	0	CAN0_RX0_NUM [2:0]	0	CAN0_ROVR_MDS	0	Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]	0											
28	CAN0_EW_STA	0		0		0		0	0	0				CAN0_RBUE_SEL	0	0	0	0							
29	CAN0_BUS_STA	0		0		0		0	0	0				Reserved	0	0	0	0							
30	CAN0_INIT_STA	1		0		0		0	0	0				CAN0_RX1_NUM [1:0]	0	0	0	0							
31	CAN0_LP_STA	0	Reserved	0	CAN0_BRP[9:0]	0	Reserved	0	Reserved	0	Reserved	CAN0_RXERR_CNT [7:0]	CAN0_ECC_ERR [2:0]	0											
Offset	0x00	Reset		0x40000000		0x04		0x08	Reset	0x00010000				0x0C	Reset	0x00070101	0x10	Reset	0x00000002	0x14	Reset	0x00000000	0x1C	Reset	0x00000



Page-433

0x4C	CAN0_AF3R1	CAN0_AF3R1[31:0]																																																															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	
0x50	CAN0_AF4R0	CAN0_AF4R0[31:0]																																																															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	
0x54	CAN0_AF4R1	CAN0_AF4R1[31:0]																																																															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	
0x58	CAN0_AF5R0	CAN0_AF5R0[31:0]																																																															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	
0x5C	CAN0_AF5R1	CAN0_AF5R1[31:0]																																																															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																	
0xA0	CAN0_RDAT00	CAN0_RX0_EID [17:0]																CAN0_RX0_SID [10:0]																CAN0_RX0_RTR	CAN0_RX0_IDE	Reserved																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																
0xA4	CAN0_RDAT01	CAN0_RX0_DLC [3:0]																Reserved				CAN0_RX0_CLR				CAN0_RX0_RST				Reserved																																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																
0xA8	CAN0_RDAT02	CAN0_RX0_D0 [7:0]																CAN0_RX0_D1 [7:0]																CAN0_RX0_D2 [7:0]																CAN0_RX0_D3 [7:0]															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																
0xAC	CAN0_RDAT03	CAN0_RX0_D4 [7:0]																CAN0_RX0_D5 [7:0]																CAN0_RX0_D6 [7:0]																CAN0_RX0_D7 [7:0]															
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																

MG32F02N Register Definitions (2025\_0401) Page-435

MG32F02N Register Definitions (2025\_0401) Page-436

## 1.27. Timer00 Control Registers

<b>Timer00 Control</b>	<b>(TM00) Timer Control Module-00</b>
Base Address :	<b>0x55000000</b>

## 1.27.1. TM00 Timer status register

TM00_STA	TM00 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_TUF2	Reserved	TM00_TOF2	TM00_TOF	TM00_EXF	Reserved		Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM00_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM00_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM00_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM00_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

## 1.27.2. TM00 Timer interrupt enable register

TM00_INT	TM00 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM00_TIE2	TM00_TIE	TM00_EXIE	Reserved		TM00_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00

5	rw	<b>TM00_TIE2</b>	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM00_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM00_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM00_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.27.3. TM00 Timer clock source register

<b>TM00_CLK</b>	<b>TM00 Timer clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM00_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM00_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM00_CKS2_SEL</b>	<b>TM00_CKS_SEL</b>	<b>TM00_CKE_SEL[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM00_CKI_DIV</b>	Timer internal clock CK_TM00_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM00_CKI_SEL</b>	Timer input clock CK_TM00_INT source select. 0x0 = PROC : CK_TM00_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM00_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM00_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM00_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

### 1.27.4. TM00 Timer trigger control register

<b>TM00_TRG</b>	<b>TM00 Timer trigger control register</b>	
Offset Address :	<b>0x0C</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
TM00_GT2_SW	TM00_GT_SW	TM00_RST2_SW	TM00_RST_SW	Reserved		TM00_TRGO_INV	TM00_TRGO_SW
23	22	21	20	19	18	17	16
TM00_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM00_TRGO_MDS[3:0]				Reserved	TM00_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM00_TRG_MUX[1:0]		TM00_TRGI2_MDS[2:0]			TM00_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM00_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM00_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM00_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM00_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM00_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM00_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM00_UEV_SEL	Timer UEV output select bits for TM00_TRGO. When TM00_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM00_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM00_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM00_RST (Main Timer Reset) 0x1 = EN : TM00_EN (Main Timer Enable) 0x2 = UEV : TM00_UEV (Main Timer Update event) 0x3 = TOF : TM00_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM00_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM00_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM00_UEV2 (Timer-2 Update event) 0x9 = SW : TM00_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM00_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00

10..8	rw	<b>TM00_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM00_ITR0) 0x1 = ITR1 (TM00_ITR1) 0x2 = ITR2 (TM00_ITR2) 0x3 = ITR3 (TM00_ITR3) 0x4 = ITR4 (TM00_ITR4) 0x5 = ITR5 (TM00_ITR5) 0x6 = ITR6 (TM00_ITR6) 0x7 = ITR7 (TM00_ITR7)	0x00
7..6	rw	<b>TM00_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM00_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM00_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.27.5. TM00 Timer control register 0

<b>TM00_CR0</b>	<b>TM00 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM00_UEX_EN</b>	<b>TM00_USW_EN</b>	Reserved	<b>TM00_UEV_DIS</b>	<b>TM00_EX_INV</b>	<b>TM00_EX_EN</b>	<b>TM00_ACLEAR_EN</b>	<b>TM00_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM00_DIR2</b>	Reserved	<b>TM00_MDS[1:0]</b>		Reserved	Reserved	<b>TM00_EN2</b>	<b>TM00_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM00_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM00_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM00_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software	0x00



			register forced bit. 0 = Enable 1 = Disable	
11	rw	TM00_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM00_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM00_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM00_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM00_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM00_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 8-bit counter with 8-bit prescaler Mode 0x1 = Separate : Separated two 8-bit counters Mode 0x2 = Full-Counter : 16-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM00_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM00_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.27.6. TM00 Timer CKO control register

<b>TM00_CKO</b>	<b>TM00 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM00_CKO_LCK	TM00_CKO_STA	TM00_CKO_SEL	TM00_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM00_CKO_LCK	TM00_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00

			0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	
2	rw	TM00_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM00_CKO_LCK simultaneously. 0 = Output 0 1 = Output 1	0x00
1	rw	TM00_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM00_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.27.7. TM00 Timer main counter register

<b>TM00_CNT</b>	<b>TM00 Timer main counter register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_CNT	Main timer/counter register.	0x00

### 1.27.8. TM00 Timer main counter auto-reload value register

<b>TM00_ARR</b>	<b>TM00 Timer main counter auto-reload value register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_ARR	Main timer/counter auto-reload value register	0x00

### 1.27.9. TM00 Timer prescaler register

<b>TM00_PSCNT</b>	<b>TM00 Timer prescaler register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							

23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM00_CNTA[7:0]							
7	6	5	4	3	2	1	0
TM00_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	TM00_CNTA	Main timer/counter alias register. This register is the alias of TM00_CNT for read only.	0x00
7..0	rw	TM00_PSCNT	Timer prescaler or 2nd timer/counter register	0x00

### 1.27.10. TM00 Timer prescaler auto-reload register

<b>TM00_PSARR</b>	<b>TM00 Timer prescaler auto-reload register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM00_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM00_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x00

## 1.27.11. TM00 Register Map

TM00 Register Map

Register Number = 10

0	Reserved	0	TM00_IEA	0	Reserved	0	TM00_TRG1_MDS [2:0]	0	TM00_EN	0	TM00_CKO_EN	0	TM00_CNT[7:0]	TM00_ARR[7:0]	0							
1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	TM00_EN2	0	TM00_CKO_SEL	0			0	0	0					
2	TM00_EXF	0	TM00_EXIE	0	Reserved	0	TM00_TRG12_MDS [2:0]	0	Reserved	0	TM00_CKO_STA	0			0	0	0					
3	TM00_TOF	0	TM00_TIE	0	Reserved	0	Reserved	0	Reserved	0	TM00_CKO_LCK	0			0	0	0					
4	TM00_TOF2	0	TM00_TIE2	0	0	0	TM00_MDS[1:0]	0	TM00_MDS[1:0]	0	Reserved	0	0	0	0							
5	Reserved	0	Reserved	0	0	0	Reserved	0	Reserved	0	0	0	0	0	0							
6	TM00_TUF2	0	Reserved	0	0	0	TM00_TRG_MUX [1:0]	0	TM00_DIR2	0	0	0	0	0	0							
7	Reserved	0	Reserved	0	Reserved	0	TM00_CKS_SEL	0	TM00_ASTOP_EN	0	Reserved	0	0	0	0							
8		TM00_CKS2_SEL		0		Reserved	0															
9		TM00_CK1_SEL [1:0]		0		TM00_ASTOP_EN	0															
10		Reserved		0		TM00_ACLEAR_EN	0															
11	Reserved	0	Reserved	0	Reserved	0	TM00_ITR_MUX [2:0]	0	TM00_EX_INV	0	Reserved	0	0	0	0							
12		Reserved		0		TM00_EX_EN	0															
13		0		TM00_UEV_DIS		0	0															
14		0		Reserved		0	0															
15	Reserved	0	Reserved	0	Reserved	0	TM00_TRGO_MDS [3:0]	0	TM00_USW_EN	0	Reserved	0	0	0	0							
16		0		0		TM00_UEX_EN	0															
17		0		0		0	0															
18		0		0		0	0															
19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	0	0	Reserved	0	0	0	0							
20		0		0		0	0															
21		0		0		0	0															
22		0		0		0	0															
23	Reserved	0	Reserved	0	Reserved	0	TM00_UEV_SEL [1:0]	0	0	0	Reserved	0	0	0	0							
24		0		TM00_TRGO_SW		0	0	0														
25		0		TM00_TRGO_INV		0	0	0														
26		0		Reserved		0	0	0														
27	Reserved	0	Reserved	0	Reserved	0	TM00_RST_SW	0	0	0	Reserved	0	0	0	0							
28		0		0		0	0															
29		0		TM00_RST_SW		0	0	0														
30		0		TM00_GT_SW		0	0	0														
31	Reserved	0	Reserved	0	Reserved	0	TM00_GT2_SW	0	0	0	Reserved	0	0	0	0							
Offset		Register		Reset		0x00000000	0x00000000	0x00000000	0x00000000	0x00000000						0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

0x28	TM00_PSCNT	Reserved	TM00_CNTA[7:0]	TM00_PSCNT[7:0]
Reset	0x00000000	000000000000000000000000	0000000000000000	0000000000000000
0x2C	TM00_PSARR	Reserved	Reserved	TM00_PSARR[7:0]
Reset	0x00000000	000000000000000000000000	0000000000000000	0000000000000000

## 1.28. Timer01 Control Registers

<b>Timer01 Control</b>	<b>(TM01) Timer Control Module-01</b>
Base Address :	<b>0x55010000</b>

## 1.28.1. TM01 Timer status register

TM01_STA	TM01 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_TUF2	Reserved	TM01_TOF2	TM01_TOF	TM01_EXF	Reserved		Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM01_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM01_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM01_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM01_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

## 1.28.2. TM01 Timer interrupt enable register

TM01_INT	TM01 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM01_TIE2	TM01_TIE	TM01_EXIE	Reserved		TM01_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00

5	rw	<b>TM01_TIE2</b>	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM01_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM01_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM01_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.28.3. TM01 Timer clock source register

<b>TM01_CLK</b>	<b>TM01 Timer clock source register</b>
Offset Address :	Reset Value :

0x08

0x00000000

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM01_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM01_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM01_CKS2_SEL</b>	<b>TM01_CKS_SEL</b>	<b>TM01_CKE_SEL[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM01_CKI_DIV</b>	Timer internal clock CK_TM01_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM01_CKI_SEL</b>	Timer input clock CK_TM01_INT source select. 0x0 = PROC : CK_TM01_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM01_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM01_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM01_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..0	-	<b>Reserved</b>	Reserved	0x00

### 1.28.4. TM01 Timer trigger control register

<b>TM01_TRG</b>	<b>TM01 Timer trigger control register</b>	
Offset Address :	<b>0x0C</b>	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
TM01_GT2_SW	TM01_GT_SW	TM01_RST2_SW	TM01_RST_SW	Reserved		TM01_TRGO_INV	TM01_TRGO_SW
23	22	21	20	19	18	17	16
TM01_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM01_TRGO_MDS[3:0]				Reserved	TM01_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM01_TRG_MUX[1:0]		TM01_TRGI2_MDS[2:0]			TM01_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM01_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM01_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM01_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM01_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM01_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM01_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM01_UEV_SEL	Timer UEV output select bits for TM01_TRGO. When TM01_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM01_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM01_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM01_RST (Main Timer Reset) 0x1 = EN : TM01_EN (Main Timer Enable) 0x2 = UEV : TM01_UEV (Main Timer Update event) 0x3 = TOF : TM01_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM01_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM01_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM01_UEV2 (Timer-2 Update event) 0x9 = SW : TM01_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM01_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00



10..8	rw	<b>TM01_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM01_ITR0) 0x1 = ITR1 (TM01_ITR1) 0x2 = ITR2 (TM01_ITR2) 0x3 = ITR3 (TM01_ITR3) 0x4 = ITR4 (TM01_ITR4) 0x5 = ITR5 (TM01_ITR5) 0x6 = ITR6 (TM01_ITR6) 0x7 = ITR7 (TM01_ITR7)	0x00
7..6	rw	<b>TM01_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM01_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM01_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.28.5. TM01 Timer control register 0

<b>TM01_CR0</b>	<b>TM01 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM01_UEX_EN</b>	<b>TM01_USW_EN</b>	Reserved	<b>TM01_UEV_DIS</b>	<b>TM01_EX_INV</b>	<b>TM01_EX_EN</b>	<b>TM01_ACLEAR_EN</b>	<b>TM01_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM01_DIR2</b>	Reserved	<b>TM01_MDS[1:0]</b>		Reserved	Reserved	<b>TM01_EN2</b>	<b>TM01_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM01_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM01_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM01_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software	0x00

			register forced bit. 0 = Enable 1 = Disable	
11	rw	TM01_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM01_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM01_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM01_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM01_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM01_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 8-bit counter with 8-bit prescaler Mode 0x1 = Separate : Separated two 8-bit counters Mode 0x2 = Full-Counter : 16-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM01_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM01_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.28.6. TM01 Timer CKO control register

<b>TM01_CKO</b>	<b>TM01 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM01_CKO_LCK	TM01_CKO_STA	TM01_CKO_SEL	TM01_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM01_CKO_LCK	TM01_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access.	0x00

			0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	
2	rw	TM01_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM01_CKO_LCK simultaneously. 0 = Output 0 1 = Output 1	0x00
1	rw	TM01_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM01_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.28.7. TM01 Timer main counter register

<b>TM01_CNT</b>	<b>TM01 Timer main counter register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_CNT	Main timer/counter register.	0x00

### 1.28.8. TM01 Timer main counter auto-reload value register

<b>TM01_ARR</b>	<b>TM01 Timer main counter auto-reload value register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_ARR	Main timer/counter auto-reload value register	0x00

### 1.28.9. TM01 Timer prescaler register

<b>TM01_PSCNT</b>	<b>TM01 Timer prescaler register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							

23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM01_CNTA[7:0]							
7	6	5	4	3	2	1	0
TM01_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	r	TM01_CNTA	Main timer/counter alias register. This register is the alias of TM01_CNT for read only.	0x00
7..0	rw	TM01_PSCNT	Timer prescaler or 2nd timer/counter register	0x00

### 1.28.10. TM01 Timer prescaler auto-reload register

<b>TM01_PSARR</b>	<b>TM01 Timer prescaler auto-reload register</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM01_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM01_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x00

## 1.28.11. TM01 Register Map

TM01 Register Map

Register Number = 10

0	Reserved	0	TM01_IEA	0	Reserved	0	TM01_TRGI_MDS [2:0]	0	TM01_EN	0	TM01_CKO_EN	0	TM01_CNT[7:0]	TM01_ARR[7:0]	0		
1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	TM01_EN2	0	TM01_CKO_SEL	0			0	0	
2	TM01_EXF	0	TM01_EXIE	0	Reserved	0	TM01_TRGI2_MDS [2:0]	0	Reserved	0	TM01_CKO_STA	0			0	0	
3	TM01_TOF	0	TM01_TIE	0	TM01_CKE_SEL [1:0]	0	TM01_MDS[1:0]	0	Reserved	0	TM01_CKO_LCK	0			0	0	
4	TM01_TOF2	0	TM01_TIE2	0	0	0	0	0	0	0	0	0	0	0	0		
5	Reserved	0	Reserved	0	TM01_CKS_SEL	0	TM01_TRG_MUX [1:0]	0	Reserved	0	Reserved	0	0	0	0		
6	TM01_TUF2	0	Reserved	0	TM01_CKS2_SEL	0	0	0	0	0	0	0	0	0	0		
7	Reserved	0	Reserved	0	TM01_CK1_SEL [1:0]	0	TM01_ITR_MUX [2:0]	0	TM01_ASTOP_EN	0	Reserved	Reserved	Reserved	Reserved	0		
8		0		0	0	0	0	0	0	0							
9		0		0	0	0	0	0	0	0							
10		0		0	0	0	0	0	0	0							
11	Reserved	0	Reserved	0	Reserved	0	Reserved	0	TM01_EX_INV	0	Reserved	Reserved	Reserved	Reserved	0		
12		0		0	0	0	0	0	0	0							
13		0		0	0	0	0	0	0	0							
14		0		0	0	0	0	0	0	0							
15	Reserved	0	Reserved	0	Reserved	0	TM01_TRGO_MDS [3:0]	0	TM01_USW_EN	0	Reserved	Reserved	Reserved	Reserved	0		
16		0		0	0	0	0	0	0	0							
17		0		0	0	0	0	0	0	0							
18		0		0	0	0	0	0	0	0							
19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	Reserved	Reserved	Reserved	0		
20		0		0		0		0		0					0	0	0
21		0		0		0		0		0					0	0	0
22		0		0		0		0		0					0	0	0
23	Reserved	0	Reserved	0	Reserved	0	TM01_UEV_SEL [1:0]	0	Reserved	0	Reserved	Reserved	Reserved	Reserved	0		
24		0		0		0	0	0		0					0	0	
25		0		0		0	0	0		0					0	0	
26		0		0		0	0	0		0					0	0	
27	Reserved	0	Reserved	0	Reserved	0	TM01_TRGO_INV	0	Reserved	0	Reserved	Reserved	Reserved	Reserved	0		
28		0		0		0	0	0		0					0	0	
29		0		0		0	0	0		0					0	0	
30		0		0		0	0	0		0					0	0	
31	Reserved	0	Reserved	0	Reserved	0	TM01_GT2_SW	0	Reserved	0	Reserved	Reserved	Reserved	Reserved	0		
Offset		0x00		0x04		0x08	0x0C	0x10		0x18					0x20	0x24	
Register		TM01_STA		TM01_INT		TM01_CLK	TM01_TRG	TM01_CR0		TM01_CKO					TM01_CNT	TM01_ARR	
Reset		0x00000000		0x00000000		0x00000000	0x00000000	0x00000000		0x00000000					0x00000000	0x00000000	

0x28	TM01_PSCNT	Reserved	TM01_CNTA[7:0]	TM01_PSCNT[7:0]
Reset	0x00000000	000000000000000000000000	0000000000000000	0000000000000000
0x2C	TM01_PSARR	Reserved	Reserved	TM01_PSARR[7:0]
Reset	0x00000000	000000000000000000000000	0000000000000000	0000000000000000

## 1.29. Timer10 Control Registers

<b>Timer10 Control</b>	<b>(TM10) Timer Control Module-10</b>
Base Address :	<b>0x55800000</b>

## 1.29.1. TM10 Timer status register

TM10_STA	TM10 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM10_TUF2	Reserved	TM10_TOF2	TM10_TOF	TM10_EXF	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM10_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM10_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM10_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM10_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..0	-	Reserved	Reserved	0x00

## 1.29.2. TM10 Timer interrupt enable register

TM10_INT	TM10 Timer interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM10_TIE2	TM10_TIE	TM10_EXIE	Reserved		TM10_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM10_TIE2	2nd Timer overflow/underflow interrupt enable.	0x00

			0 = Disable 1 = Enable	
4	rw	<b>TM10_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM10_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM10_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.29.3. TM10 Timer clock source register

<b>TM10_CLK</b>	<b>TM10 Timer clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM10_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM10_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM10_CKS2_SEL</b>	<b>TM10_CKS_SEL</b>	<b>TM10_CKE_SEL[1:0]</b>		<b>Reserved</b>			

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM10_CKI_DIV</b>	Timer internal clock CK_TM10_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM10_CKI_SEL</b>	Timer input clock CK_TM10 source select. 0x0 = PROC : CK_TM10_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM10_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	<b>TM10_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM10_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

### 1.29.4. TM10 Timer trigger control register

<b>TM10_TRG</b>	<b>TM10 Timer trigger control register</b>
-----------------	--



Offset Address : 0x0C

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
TM10_GT2_SW	TM10_GT_SW	TM10_RST2_SW	TM10_RST_SW	Reserved		TM10_TRGO_INV	TM10_TRGO_SW
23	22	21	20	19	18	17	16
TM10_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM10_TRGO_MDS[3:0]				Reserved	TM10_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM10_TRG_MUX[1:0]		TM10_TRGI2_MDS[2:0]			TM10_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM10_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM10_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM10_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM10_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM10_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM10_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM10_UEV_SEL	Timer UEV output select bits for TM10_TRGO. When TM10_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM10_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM10_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM10_RST (Main Timer Reset) 0x1 = EN : TM10_EN (Main Timer Enable) 0x2 = UEV : TM10_UEV (Main Timer Update event) 0x3 = TOF : TM10_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM10_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM10_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM10_UEV2 (Timer-2 Update event) 0x9 = SW : TM10_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM10_TRGI (internal TRGI signal) 0xF = Reserved	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	TM10_ITR_MUX	Timer internal trigger source select. See the [Timer Internal	0x00

			Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM10_ITR0) 0x1 = ITR1 (TM10_ITR1) 0x2 = ITR2 (TM10_ITR2) 0x3 = ITR3 (TM10_ITR3) 0x4 = ITR4 (TM10_ITR4) 0x5 = ITR5 (TM10_ITR5) 0x6 = ITR6 (TM10_ITR6) 0x7 = ITR7 (TM10_ITR7)	
7..6	rw	<b>TM10_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	<b>TM10_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM10_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.29.5. TM10 Timer control register 0

<b>TM10_CR0</b>	<b>TM10 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
<b>TM10_UEX_EN</b>	<b>TM10_USW_EN</b>	Reserved	<b>TM10_UEV_DIS</b>	<b>TM10_EX_INV</b>	<b>TM10_EX_EN</b>	<b>TM10_ACLEAR_EN</b>	<b>TM10_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM10_DIR2</b>	Reserved	<b>TM10_MDS[1:0]</b>		Reserved	Reserved	<b>TM10_EN2</b>	<b>TM10_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	<b>TM10_UEX_EN</b>	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM10_USW_EN</b>	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	<b>TM10_UEV_DIS</b>	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit.	0x00

			0 = Enable 1 = Disable	
11	rw	TM10_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM10_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM10_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM10_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM10_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM10_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM10_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM10_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.29.6. TM10 Timer CKO control register

<b>TM10_CKO</b>	<b>TM10 Timer CKO control register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM10_CKO_LCK	TM10_CKO_STA	TM10_CKO_SEL	TM10_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM10_CKO_LCK	TM10_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control)	0x00

			1 = Un-Locked (disable chip hardware control)	
2	rw	TM10_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM10_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM10_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM10_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.29.7. TM10 Timer main counter register

<b>TM10_CNT</b>	<b>TM10 Timer main counter register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_CNT[15:8]							
7	6	5	4	3	2	1	0
TM10_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM10_CNT	Main timer/counter register.	0x0000

### 1.29.8. TM10 Timer main counter auto-reload value register

<b>TM10_ARR</b>	<b>TM10 Timer main counter auto-reload value register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_ARR[15:8]							
7	6	5	4	3	2	1	0
TM10_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM10_ARR	Main timer/counter auto-reload value register	0x0000

### 1.29.9. TM10 Timer prescaler register

<b>TM10_PSCNT</b>	<b>TM10 Timer prescaler register</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM10_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM10_CNTA[7:0]							
15	14	13	12	11	10	9	8

TM10_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM10_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM10_CNTA	Main timer/counter alias register. This register is the alias of TM10_CNT for read only.	0x0000
15..0	rw	TM10_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.29.10. TM10 Timer prescaler auto-reload register

TM10_PSARR	TM10 Timer prescaler auto-reload register		
Offset Address :	0x2C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM10_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM10_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM10_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.29.11. TM10 Register Map

TM10 Register Map

Register Number = 10

0		Reserved	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	--	----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

0x28	TM10_PSCNT	TM10_CNTA[15:0]	TM10_PSCNT[15:0]
Reset	0x00000000	0000000000000000	0000000000000000
0x2C	TM10_PSARR	Reserved	TM10_PSARR[15:0]
Reset	0x00000000	0000000000000000	0000000000000000

## 1.30. Timer16 Control Registers

**Timer16 Control****(TM16) Timer Control Module-16**Base Address : **0x55860000**

## 1.30.1. TM16 Timer status register

**TM16\_STA****TM16 Timer status register**Offset Address : **0x00**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM16_TUF2	TM16_TUF	TM16_TOF2	TM16_TOF	TM16_EXF	Reserved		TM16_DIRF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	TM16_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	TM16_TUF	Main Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	TM16_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM16_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM16_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	r	TM16_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

## 1.30.2. TM16 Timer interrupt enable register

**TM16\_INT****TM16 Timer interrupt enable register**Offset Address : **0x04**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM16_TIE2	TM16_TIE	TM16_EXIE	Reserved		TM16_IEA



Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM16_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM16_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM16_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM16_JEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.30.3. TM16 Timer clock source register

TM16_CLK	TM16 Timer clock source register
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM16_CKI_DIV[1:0]		Reserved		TM16_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM16_CKS2_SEL	TM16_CKS_SEL	TM16_CKE_SEL[1:0]		Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM16_CKI_DIV	Timer internal clock CK_TM16_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM16_CKI_SEL	Timer input clock CK_TM16 source select. 0x0 = PROC : CK_TM16_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM16_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM16_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM16_CKE_SEL	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00

3..0	-	Reserved	Reserved	0x00
------	---	----------	----------	------

#### 1.30.4. TM16 Timer trigger control register

<b>TM16_TRG</b>	<b>TM16 Timer trigger control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
TM16_GT2_SW	TM16_GT_SW	TM16_RST2_SW	TM16_RST_SW	Reserved		TM16_TRGO_INV	TM16_TRGO_SW
23	22	21	20	19	18	17	16
TM16_UEV_SEL[1:0]		Reserved					
15	14	13	12	11	10	9	8
TM16_TRGO_MDS[3:0]				Reserved	TM16_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM16_TRG_MUX[1:0]		TM16_TRGI2_MDS[2:0]			TM16_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM16_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM16_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM16_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM16_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM16_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM16_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM16_UEV_SEL	Timer UEV output select bits for TM16_TRGO. When TM16_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM16_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..16	-	Reserved	Reserved	0x00
15..12	rw	TM16_TRGO_MDS	Timer trigger output mode select 0x0 = RST : TM16_RST (Main Timer Reset) 0x1 = EN : TM16_EN (Main Timer Enable) 0x2 = UEV : TM16_UEV (Main Timer Update event) 0x3 = TOF : TM16_TOF (Main Timer overflow) 0x4 = TUF : TM16_TUF (Main Timer underflow) 0x5 = EN2 : TM16_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM16_TOF2 (Timer-2 overflow) 0x7 = DIR : TM16_DIR (Main Timer direction event) 0x8 = UEV2 : TM16_UEV2 (Timer-2 Update event) 0x9 = SW : TM16_TRGO_SW (software control bit) 0xA = Reserved 0xB = Reserved 0xC = Reserved	0x00

			0xD = Reserved 0xE = TRGI : TM16_TRGI (internal TRGI signal) 0xF = Reserved	
11	-	Reserved	Reserved	0x00
10..8	rw	TM16_ITR_MUX	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM16_ITR0) 0x1 = ITR1 (TM16_ITR1) 0x2 = ITR2 (TM16_ITR2) 0x3 = ITR3 (TM16_ITR3) 0x4 = ITR4 (TM16_ITR4) 0x5 = ITR5 (TM16_ITR5) 0x6 = ITR6 (TM16_ITR6) 0x7 = ITR7 (TM16_ITR7)	0x00
7..6	rw	TM16_TRG_MUX	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = Reserved 0x3 = Reserved	0x00
5..3	rw	TM16_TRGI2_MDS	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	TM16_TRGI_MDS	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.30.5. TM16 Timer control register 0

<b>TM16_CR0</b>	<b>TM16 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_UEX_EN	TM16_USW_EN	Reserved	TM16_UEV_DIS	TM16_EX_INV	TM16_EX_EN	TM16_ACLEAR_EN	TM16_ASTOP_EN
7	6	5	4	3	2	1	0
TM16_DIR2	TM16_DIR	TM16_MDS[1:0]		Reserved	Reserved	TM16_EN2	TM16_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	TM16_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM16_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable	0x00

			1 = Enable	
13	-	Reserved	Reserved	0x00
12	rw	TM16_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. 0 = Enable 1 = Disable	0x00
11	rw	TM16_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM16_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM16_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM16_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM16_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	rw	TM16_DIR	Main Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	TM16_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM16_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM16_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.30.6. TM16 Timer CKO control register

TM16_CKO		TM16 Timer CKO control register					
Offset Address :		0x18		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM16_CKO_LCK	TM16_CKO_STA	TM16_CKO_SEL	TM16_CKO_EN

  

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM16_CKO_LCK	TM16_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM16_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM16_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM16_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM16_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.30.7. TM16 Timer main counter register

<b>TM16_CNT</b>	<b>TM16 Timer main counter register</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_CNT[15:8]							
7	6	5	4	3	2	1	0
TM16_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_CNT	Main timer/counter register.	0x0000

### 1.30.8. TM16 Timer main counter auto-reload value register

<b>TM16_ARR</b>	<b>TM16 Timer main counter auto-reload value register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_ARR[15:8]							
7	6	5	4	3	2	1	0
TM16_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_ARR	Main timer/counter auto-reload value register	0x0000

### 1.30.9. TM16 Timer prescaler register

<b>TM16_PSCNT</b>	<b>TM16 Timer prescaler register</b>
-------------------	--------------------------------------

Offset Address : **0x28**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
TM16_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM16_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM16_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM16_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM16_CNTA	Main timer/counter alias register. This register is the alias of TM16_CNT for read only.	0x0000
15..0	rw	TM16_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.30.10. TM16 Timer prescaler auto-reload register

#### TM16\_PSARR

#### TM16 Timer prescaler auto-reload register

Offset Address : **0x2C**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM16_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM16_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM16_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.30.11. TM16 Register Map

TM16 Register Map

Register Number = 10

0	TM16_DIRF	0	TM16_IEA	0	Reserved	TM16_CKE_SEL [1:0]	TM16_TRG12_MDS [2:0]	0	TM16_EN	0	TM16_CKO_EN	0	TM16_CNT[15:0]	TM16_ARR[15:0]							
1	Reserved	0	Reserved	0				0	TM16_EN2	0	TM16_CKO_SEL	0									
2	Reserved	0	TM16_EXIE	0				0	Reserved	0	TM16_CKO_STA	0									
3	TM16_EXF	0	TM16_TIE	0				0	Reserved	0	TM16_CKO_LCK	0									
4	TM16_TOF	0	TM16_TIE2	0	0	0	0	TM16_MDS[1:0]	0	0	0	0			0	0					
5	TM16_TOF2	0	0	0	0	0	0	0	0	0	0	0			0	0					
6	TM16_TUF	0	Reserved	0	0	0	0	0	0	0	0	0			0	0					
7	TM16_TUF2	0	0	0	0	0	0	0	0	0	0	0			0	0					
8	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0			TM16_CNT[15:0]	TM16_ARR[15:0]					
9		0		0	0	0	0	0	0	0	0	0					0				
10		0		0	0	0	0	0	0	0	0	0					0				
11		0		0	0	0	0	0	0	0	0	0					0				
12	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0	0	0							
13	0	0		0	0	0	0	0	0	0	0	0	0	0							
14	0	0		0	0	0	0	0	0	0	0	0	0	0							
15	0	0		0	0	0	0	0	0	0	0	0	0	0							
16	Reserved	0	Reserved	0	Reserved	TM16_CK1_DIV [1:0]	TM16_TRGO_MDS [3:0]	0	TM16_UEX_EN	0	Reserved	TM16_CNT[15:0]	TM16_ARR[15:0]								
17		0		0				0	0	0				0			0	0	0	0	
18		0		0				0	0	0				0			0	0	0	0	
19		0		0				0	0	0				0			0	0	0	0	
20		0		0			0	0	0	0				0	0	0	0	0	0	0	
21		0		0			0	0	0	0				0	0	0	0	0	0	0	
22		0		0			0	0	0	0				0	0	0	0	0	0	0	
23		0		0			0	0	0	0				0	0	0	0	0	0	0	
24		Reserved		0			Reserved	0	0	0				0	0	0	0	0	0	0	0
25		0		0				0	0	0				0	0	0	0	0	0	0	0
26		0		0				0	0	0				0	0	0	0	0	0	0	0
27		0		0				0	0	0				0	0	0	0	0	0	0	0
28	0	Reserved	0	0	0	0	0	0	0	0	0	0	0	0							
29	0		0	0	0	0	0	0	0	0	0	0	0	0							
30	0		0	0	0	0	0	0	0	0	0	0	0	0							
31	0		0	0	0	0	0	0	0	0	0	0	0	0							
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x18	0x20	0x24	Reset	Reset	Reset	Reset	Reset							
	TM16_STA	TM16_INT	TM16_CLK	TM16_TRG	TM16_CR0	TM16_CKO	TM16_CNT	TM16_ARR													

0x28	TM16_PSCNT	TM16_CNTA[15:0]	TM16_PSCNT[15:0]
Reset	0x00000000	00000000000000000000000000000000	00000000000000000000000000000000
0x2C	TM16_PSARR	Reserved	TM16_PSARR[15:0]
Reset	0x00000000	00000000000000000000000000000000	00000000000000000000000000000000



## 1.31. Timer20 Control Registers

<b>Timer20 Control</b>	<b>(TM20) Timer Control Module-20</b>
Base Address :	<b>0x56000000</b>

## 1.31.1. TM20 Timer status register

TM20_STA	TM20 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM20_IDCF	TM20_RTUF	Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved		TM20_CF1B	TM20_CF0B	Reserved		TM20_CF1A	TM20_CF0A
7	6	5	4	3	2	1	0
TM20_TUF2	Reserved	TM20_TOF2	TM20_TOF	TM20_EXF	Reserved		Reserved

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	TM20_IDCF	Input duty capture complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	TM20_RTUF	Repetition timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM20_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM20_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM20_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode. [8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM20_CF1A	Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM20_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	TM20_CF0A	Timer IC0 rising edge flag/OC0 event main flag. (set by	0x00

			hardware and clear by software writing 1) [Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag. [8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	
7	rw	TM20_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	-	Reserved	Reserved	0x00
5	rw	TM20_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM20_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM20_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	-	Reserved	Reserved	0x00

### 1.31.2. TM20 Timer interrupt enable register

TM20_INT	TM20 Timer interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM20_IDC_IE	TM20_RTU_IE	Reserved	Reserved	Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved						TM20_CC1_IE	TM20_CC0_IE
7	6	5	4	3	2	1	0
Reserved		TM20_TIE2	TM20_TIE	TM20_EXIE	Reserved		TM20_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	TM20_IDC_IE	Input duty capture complete interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	TM20_RTU_IE	Repetition timer underflow interrupt enable. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..10	-	Reserved	Reserved	0x00

9	rw	<b>TM20_CC1_IE</b>	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>TM20_CC0_IE</b>	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>TM20_TIE2</b>	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM20_TIE</b>	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	<b>TM20_EXIE</b>	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM20_IEA</b>	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.31.3. TM20 Timer clock source register

<b>TM20_CLK</b>	<b>TM20 Timer clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>TM20_RC_CKS[1:0]</b>		<b>Reserved</b>			
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>TM20_CKI_DIV[1:0]</b>		<b>Reserved</b>		<b>TM20_CKI_SEL[1:0]</b>	
7	6	5	4	3	2	1	0
<b>TM20_CKS2_SEL</b>	<b>TM20_CKS_SEL</b>	<b>TM20_CKE_SEL[1:0]</b>		<b>Reserved</b>			

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	rw	<b>TM20_RC_CKS</b>	Repetition Timer/Counter clock source select. 0x0 = MAIN : clock input from Main timer overflow/underflow 0x1 = CKO : clock input from CK_CKOM 0x2 = TC : clock input from CK_TC	0x00
19..16	-	<b>Reserved</b>	Reserved	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM20_CKI_DIV</b>	Timer internal clock CK_TM20_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM20_CKI_SEL</b>	Timer input clock CK_TM20 source select. 0x0 = PROC : CK_TM20_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	<b>TM20_CKS2_SEL</b>	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00

6	rw	<b>TM20_CKS_SEL</b>	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	<b>TM20_CKE_SEL</b>	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM20_IN0) 0x3 = IN1 (TM20_IN1)	0x00
3..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.31.4. TM20 Timer trigger control register

<b>TM20_TRG</b>	<b>TM20 Timer trigger control register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>TM20_GT2_SW</b>	<b>TM20_GT_SW</b>	<b>TM20_RST2_SW</b>	<b>TM20_RST_SW</b>	<b>Reserved</b>		<b>TM20_TRGO_INV</b>	<b>TM20_TRGO_SW</b>
23	22	21	20	19	18	17	16
<b>TM20_UEV_SEL[1:0]</b>		<b>Reserved</b>		<b>Reserved</b>	<b>Reserved</b>		
15	14	13	12	11	10	9	8
<b>TM20_TRGO_MDS[3:0]</b>				<b>Reserved</b>	<b>TM20_ITR_MUX[2:0]</b>		
7	6	5	4	3	2	1	0
<b>TM20_TRG_MUX[1:0]</b>		<b>TM20_TRGI2_MDS[2:0]</b>			<b>TM20_TRGI_MDS[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>TM20_GT2_SW</b>	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	<b>TM20_GT_SW</b>	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	<b>TM20_RST2_SW</b>	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	<b>TM20_RST_SW</b>	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	<b>Reserved</b>	Reserved	0x00
25	rw	<b>TM20_TRGO_INV</b>	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM20_TRGO_SW</b>	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	<b>TM20_UEV_SEL</b>	Timer UEV output select bits for TM20_TRGO. When TM20_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM20_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..20	-	<b>Reserved</b>	Reserved	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18..16	-	<b>Reserved</b>	Reserved	0x00
15..12	rw	<b>TM20_TRGO_MDS</b>	Timer trigger output mode select 0x0 = RST : TM20_RST (Main Timer Reset) 0x1 = EN : TM20_EN (Main Timer Enable) 0x2 = UEV : TM20_UEV (Main Timer Update event)	0x00

			0x3 = TOF : TM20_TOF (Main Timer overflow) 0x4 = Reserved 0x5 = EN2 : TM20_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM20_TOF2 (Timer-2 overflow) 0x7 = Reserved 0x8 = UEV2 : TM20_UEV2 (Timer-2 Update event) 0x9 = SW : TM20_TRGO_SW (software control bit) 0xA = OS0 : TM20_OS0 (channel-0 output state signal) 0xB = OS1 : TM20_OS1 (channel-1 output state signal) 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM20_TRGI (internal TRGI signal) 0xF = POE : TM20_POE (Output enable register preload signal)	
11	-	Reserved	Reserved	0x00
10..8	rw	TM20_ITR_MUX	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM20_ITR0) 0x1 = ITR1 (TM20_ITR1) 0x2 = ITR2 (TM20_ITR2) 0x3 = ITR3 (TM20_ITR3) 0x4 = ITR4 (TM20_ITR4) 0x5 = ITR5 (TM20_ITR5) 0x6 = ITR6 (TM20_ITR6) 0x7 = ITR7 (TM20_ITR7)	0x00
7..6	rw	TM20_TRG_MUX	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM20_IN0) 0x3 = IN1 (TM20_IN1)	0x00
5..3	rw	TM20_TRGI2_MDS	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	TM20_TRGI_MDS	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.31.5. TM20 Timer control register 0

TM20_CR0		TM20 Timer control register 0					
Offset Address :		0x10		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					TM20_IDC_EN	TM20_RC_STP	TM20_RC_EN
15	14	13	12	11	10	9	8
TM20_UEX_EN	TM20_USW_EN	Reserved	TM20_UEV_DIS	TM20_EX_INV	TM20_EX_EN	TM20_ACLEAR_EN	TM20_ASTOP_EN

7	6	5	4	3	2	1	0
TM20_DIR2	Reserved	TM20_MDS[1:0]	Reserved	Reserved	Reserved	TM20_EN2	TM20_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	TM20_IDC_EN	Input duty capture enable. When enables, the timer will start at leading edge and capture counter at trailing edge. Then timer is stopped at next leading edge. 0 = Disable 1 = Enable	0x00
17	rw	TM20_RC_STP	Main Counter stop enable when repetition counter underflow. 0 = Disable 1 = Enable	0x00
16	rw	TM20_RC_EN	Repetition Counter enable bit. 0 = Disable 1 = Enable	0x00
15	rw	TM20_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM20_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	-	Reserved	Reserved	0x00
12	rw	TM20_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. 0 = Enable 1 = Disable	0x00
11	rw	TM20_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM20_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM20_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM20_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM20_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	TM20_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM20_EN2	2nd Timer/Counter enable bit.	0x00

			0 = Disable 1 = Enable	
0	rw	<b>TM20_EN</b>	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.31.6. TM20 Timer control register 1

<b>TM20_CR1</b>	<b>TM20 Timer control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		<b>TM20_CC1B_SEN</b>	<b>TM20_CC0B_SEN</b>	Reserved		<b>TM20_CC1A_SEN</b>	<b>TM20_CC0A_SEN</b>
7	6	5	4	3	2	1	0
Reserved						<b>TM20_OVR1_MDS</b>	<b>TM20_OVR0_MDS</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	<b>TM20_CC1B_SEN</b>	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM20_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
12	rw	<b>TM20_CC0B_SEN</b>	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM20_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	<b>TM20_CC1A_SEN</b>	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM20_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	<b>TM20_CC0A_SEN</b>	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM20_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	rw	<b>TM20_OVR1_MDS</b>	Timer channel 1 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
0	rw	<b>TM20_OVR0_MDS</b>	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

### 1.31.7. TM20 Timer CKO control register

<b>TM20_CKO</b>	<b>TM20 Timer CKO control register</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM20_CKO_LCK	TM20_CKO_STA	TM20_CKO_SEL	TM20_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM20_CKO_LCK	TM20_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM20_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM20_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM20_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM20_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.31.8. TM20 repetition counter register

<b>TM20_RCNT</b>	<b>TM20 repetition counter register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TM20_RARR[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM20_RCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	TM20_RARR	Repetition counter auto-reload value register. This register is used to set the main timer overflow / underflow number or TMx_CKOM pulse number which is as the next updated auto-reload value after the Repetition counter is underflow. When the Repetition counter has been started and counting underflow, the chip will be asserting a RTUF flag.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM20_RCNT	Repetition counter register.	0x00

### 1.31.9. TM20 Timer main counter register

<b>TM20_CNT</b>	<b>TM20 Timer main counter register</b>
-----------------	---



Offset Address : 0x20

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CNT[15:8]							
7	6	5	4	3	2	1	0
TM20_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CNT	Main timer/counter register.	0x0000

### 1.31.10. TM20 Timer main counter auto-reload value register

TM20\_ARR

TM20 Timer main counter auto-reload value register

Offset Address : 0x24

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_ARR[15:8]							
7	6	5	4	3	2	1	0
TM20_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM, 16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

### 1.31.11. TM20 Timer prescaler register

TM20\_PSCNT

TM20 Timer prescaler register

Offset Address : 0x28

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
TM20_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM20_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM20_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM20_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM20_CNTA	Main timer/counter alias register. This register is the alias of TM20_CNT for read only.	0x0000
15..0	rw	TM20_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.31.12. TM20 Timer prescaler auto-reload register

TM20\_PSARR

TM20 Timer prescaler auto-reload register

Offset Address : **0x2C**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM20_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

### 1.31.13. TM20 Timer capture and compare mode select register

**TM20\_CCMD5****TM20 Timer capture and compare mode select register**Offset Address : **0x30**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							TM20_OC_LCK
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM20_CC1_MDS[2:0]			Reserved	TM20_CC0_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	TM20_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM20_CCnB reload to compare shadow buffer registers of TM20_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	TM20_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM20_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs)	0x00

		0x6 = Reserved 0x7 = Reserved	
--	--	----------------------------------	--

## 1.31.14. TM20 Timer input capture control register

<b>TM20_ICCR</b>	<b>TM20 Timer input capture control register</b>
Offset Address :	<b>0x34</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM20_IC1_TRGS[1:0]		TM20_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		TM20_IC1_MUX[1:0]		Reserved		TM20_IC0_MUX[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19..18	rw	TM20_IC1_TRGS	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	TM20_IC0_TRGS	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	TM20_IC1_MUX	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM20_IC1 0x1 = IC11 : TM20_ITR 0x2 = IC12 : Reserved 0x3 = IC13 : Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	TM20_IC0_MUX	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM20_IC0 0x1 = IC01 : TM20_ITR 0x2 = IC02 : Reserved 0x3 = IC03 : Reserved	0x00

## 1.31.15. TM20 Timer output compare state register

<b>TM20_OSCR</b>	<b>TM20 Timer output compare state register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM20_OS1H_LCK	TM20_OS0H_LCK	Reserved		TM20_OS1H_STA	TM20_OS0H_STA
7	6	5	4	3	2	1	0
Reserved		TM20_OS1_LCK	TM20_OS0_LCK	Reserved		TM20_OS1_STA	TM20_OS0_STA

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM20_OS1H_LCK	TM20_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS1H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
12	rw	TM20_OS0H_LCK	TM20_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM20_OS1H_STA	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
8	rw	TM20_OS0H_STA	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM20_OS1_LCK	TM20_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	TM20_OS0_LCK	TM20_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM20_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	TM20_OS1_STA	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
0	rw	TM20_OS0_STA	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

### 1.31.16. TM20 Timer output compare control register 0

TM20_OCCR0		TM20 Timer output compare control register 0					
Offset Address :		0x3C		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			TM20_OC1N_OE	Reserved			TM20_OC0N_OE
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM20_OC1_OE2	TM20_OC1_OE1	TM20_OC1_OE0	Reserved	TM20_OC0_OE2	TM20_OC0_OE1	TM20_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	TM20_OC1N_OE	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM20_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	TM20_OC0N_OE	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM20_BK0N_STA setting) 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	TM20_OC1_OE2	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
5	rw	TM20_OC1_OE1	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM20_BK1_STA setting) 1 = Enable	0x00
4	rw	TM20_OC1_OE0	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM20_BK1_STA setting) 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	rw	TM20_OC0_OE2	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	TM20_OC0_OE1	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM20_BK0_STA setting) 1 = Enable	0x00
0	rw	TM20_OC0_OE0	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM20_BK0_STA setting) 1 = Enable	0x00

### 1.31.17. TM20 Timer output compare control register 1

TM20_OCCR1	TM20 Timer output compare control register 1
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM20_ODLY_SEL	Reserved	TM20_POE_SW	Reserved	TM20_POE_EN2	TM20_POE_EN1	TM20_POE_EN0
23	22	21	20	19	18	17	16
Reserved	TM20_OC1_POE2	TM20_OC1_POE1	TM20_OC1_POE0	Reserved	TM20_OC0_POE2	TM20_OC0_POE1	TM20_OC0_POE0
15	14	13	12	11	10	9	8
Reserved						TM20_OC1N_INV	TM20_OC0N_INV
7	6	5	4	3	2	1	0
Reserved		TM20_OC1H_INV	TM20_OC0H_INV	Reserved		TM20_OC1_INV	TM20_OC0_INV

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	TM20_ODLY_SEL	Timer output delay mode select. When selects '0Step', channel-0,1 output is normal and no delay. When selects '1Step', channel-0,1 output will delay 0,1 step unit delay time. 0x0 = 0Step 0x1 = 1Step	0x00
29	-	Reserved	Reserved	0x00
28	w	TM20_POE_SW	Timer output enable registers preload software enable bit. Refer the TM20_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable	0x00

			1 = Enable	
27	-	Reserved	Reserved	0x00
26	rw	TM20_POE_EN2	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	TM20_POE_EN1	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	TM20_POE_EN0	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input from TM36. 0 = Disable 1 = Enable	0x00
23	-	Reserved	Reserved	0x00
22	rw	TM20_OC1_POE2	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM20_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	TM20_OC1_POE1	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM20_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
20	rw	TM20_OC1_POE0	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM20_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	rw	TM20_OC0_POE2	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM20_OC0_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
17	rw	TM20_OC0_POE1	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM20_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	TM20_OC0_POE0	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM20_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	TM20_OC1N_INV	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	TM20_OC0N_INV	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM20_OC1H_INV	Timer channel 1 High output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	TM20_OC0H_INV	Timer channel 0 High output inverse enable. 0 = Disable 1 = Enable	0x00
3..2	-	Reserved	Reserved	0x00

1	rw	<b>TM20_OC1_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM20_OC0_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.31.18. TM20 Timer PWM and DTG control register

<b>TM20_PWM</b>	<b>TM20 Timer PWM and DTG control register</b>
Offset Address :	<b>0x44</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved						<b>TM20_PWM_MDS[1:0]</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1..0	rw	<b>TM20_PWM_MDS</b>	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Reserved 0x2 = Reserved 0x3 = Reserved	0x00

### 1.31.19. TM20 Timer stop control register

<b>TM20_BS</b>	<b>TM20 Timer stop control register</b>
Offset Address :	<b>0x48</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved		<b>TM20_STP1N_STA</b>	<b>TM20_STP0N_STA</b>	Reserved		<b>TM20_STP1_STA</b>	<b>TM20_STP0_STA</b>
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	<b>TM20_STP1N_STA</b>	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	<b>TM20_STP0N_STA</b>	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	<b>TM20_STP1_STA</b>	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0)	0x00

			1 = 1 (Output 1)	
24	rw	TM20_STP0_STA	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..16	-	Reserved	Reserved	0x00
15..0	-	Reserved	Reserved	0x0000

### 1.31.20. TM20 Timer capture and compare register 0A

<b>TM20_CC0A</b>	<b>TM20 Timer capture and compare register 0A</b>
Offset Address :	Reset Value :

0x50

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC0A[15:8]							
7	6	5	4	3	2	1	0
TM20_CC0A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC0A	TM20 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM20_CC0B when TM20_CC0B was write. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path.	0x0000

### 1.31.21. TM20 Timer capture and compare register 0B

<b>TM20_CC0B</b>	<b>TM20 Timer capture and compare register 0B</b>
Offset Address :	Reset Value :

0x54

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC0B[15:8]							
7	6	5	4	3	2	1	0
TM20_CC0B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC0B	TM20 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy	0x0000



			the value to TM20_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	
--	--	--	--	--

### 1.31.22. TM20 Timer capture and compare register 1A

TM20_CC1A	TM20 Timer capture and compare register 1A		
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM20_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC1A	TM20 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM20_CC0A for detail descriptions.	0x0000

### 1.31.23. TM20 Timer capture and compare register 1B

TM20_CC1B	TM20 Timer capture and compare register 1B		
Offset Address :	0x5c	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM20_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM20_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM20_CC1B	Timer TM20 capture and compare register 1B for channel 1. Refer to the register descriptions of TM20_CC0B for detail descriptions.	0x0000

## 1.31.24. TM20 Register Map

TM20 Register Map

Register Number = 23

0	Reserved	0	TM20_IEA	0		0	TM20_TRGI_MDS [2:0]	0	TM20_EN	0	TM20_OVR0_MDS	0	TM20_CKO_EN	0
1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	TM20_EN2	0	TM20_OVR1_MDS	0	TM20_CKO_SEL	0
2									Reserved				TM20_CKO_STA	
3	TM20_EXF	0	TM20_EXIE	0		0	TM20_TRGI2_MDS [2:0]	0	Reserved	0		0	TM20_CKO_LCK	0
4	TM20_TOF	0	TM20_TIE	0		0		0	TM20_MDS[1:0]	0	Reserved	0		0
5	TM20_TOF2	0	TM20_TIE2	0		0		0		0	Reserved	0		0
6	Reserved	0	Reserved	0		0	TM20_TRG_MUX [1:0]	0	Reserved	0		0	Reserved	0
7	TM20_TUF2	0		0		0		0	TM20_DIR2	0		0		0
8	TM20_CFOA	0	TM20_CC0_IE	0		0		0	TM20_ASTOP_EN	0	TM20_CC0A_SEN	0		0
9	TM20_CF1A	0	TM20_CC1_IE	0		0	TM20_ITR_MUX [2:0]	0	TM20_ACLEAR_EN	0	TM20_CC1A_SEN	0		0
10	Reserved	0		0		0	Reserved	0	TM20_EX_EN	0	Reserved	0		0
11		0		0		0		0	TM20_EX_INV	0		0		0
12	TM20_CFOB	0	Reserved	0		0		0	TM20_UEV_DIS	0	TM20_CC0B_SEN	0	Reserved	0
13	TM20_CF1B	0		0		0	TM20_TRGO_MDS [3:0]	0	Reserved	0	TM20_CC1B_SEN	0		0
14	Reserved	0		0		0		0	TM20_USW_EN	0	Reserved	0		0
15		0		0		0		0	TM20_UEX_EN	0		0		0
16	Reserved	0	Reserved	0		0		0	TM20_RC_EN	0		0		0
17	Reserved	0	Reserved	0		0	Reserved	0	TM20_RC_STP	0		0		0
18	Reserved	0	Reserved	0		0		0	TM20_IDC_EN	0		0		0
19	Reserved	0	Reserved	0		0	Reserved	0		0		0		0
20	TM20_RTUF	0	TM20_RTU_IE	0		0		0	Reserved	0		0		0
21	TM20_IDCF	0	TM20_IDC_IE	0		0	Reserved	0		0		0		0
22		0		0		0	TM20_UEV_SEL [1:0]	0		0		0		0
23	Reserved	0	Reserved	0		0		0		0		0		0
24		0		0		0	TM20_TRGO_SW	0		0	Reserved			0
25		0		0		0	TM20_TRGO_INV	0		0				0
26		0		0		0	Reserved	0		0				0
27		0		0		0	TM20_RST_SW	0		0				0
28	Reserved	0	Reserved	0		0	TM20_RST2_SW	0		0				0
29		0		0		0	TM20_GT_SW	0		0				0
30		0		0		0	TM20_GT2_SW	0		0				0
31		0		0		0		0		0				0
Offset	Register	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset	0x00000000	Reset
0x00	TM20_STA													
0x04	TM20_INT													
0x08	TM20_CLK													
0x0C	TM20_TRG													
0x10	TM20_CR0													
0x14	TM20_CR1													
0x18	TM20_CKO													
0x1C	TM20_RCNT													
Reset	0x00000000													

MG32F02N Register Definitions (2025\_0401) Page-491

MG32F02N Register Definitions (2025\_0401)

## 1.32. Timer26 Control Registers

<b>Timer26 Control</b>	<b>(TM26) Timer Control Module-26</b>
Base Address :	<b>0x56060000</b>

## 1.32.1. TM26 Timer status register

TM26_STA	TM26 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM26_IDCF	TM26_RTUF	TM26_QPEF	TM26_IDXF	Reserved	TM26_DIRCF
15	14	13	12	11	10	9	8
Reserved		TM26_CF1B	TM26_CF0B	Reserved		TM26_CF1A	TM26_CF0A
7	6	5	4	3	2	1	0
TM26_TUF2	TM26_TUF	TM26_TOF2	TM26_TOF	TM26_EXF	Reserved		TM26_DIRF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	TM26_IDCF	Input duty capture complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	TM26_RTUF	Repetition timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	TM26_QPEF	Main Timer QEI phase state transition error detect flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	TM26_IDXF	Main Timer QEI external index signal input active detect and internal timer reset flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM26_DIRCF	Main Timer up/down counting direction change flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM26_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM26_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode. [8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

11..10	-	Reserved	Reserved	0x00
9	rw	TM26_CF1A	Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM26_CF0A. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	TM26_CF0A	Timer IC0 rising edge flag/OC0 event main flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode. [16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag. [8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	TM26_TUF2	2nd Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	TM26_TUF	Main Timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	rw	TM26_TOF2	2nd Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	TM26_TOF	Main Timer overflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	TM26_EXF	Timer external trigger flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2..1	-	Reserved	Reserved	0x00
0	r	TM26_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

### 1.32.2. TM26 Timer interrupt enable register

TM26_INT	TM26 Timer interrupt enable register
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved	TM26_IDC_IE	TM26_RTU_IE	TM26_QPE_IE	TM26_IDX_IE	Reserved	TM26_DIRC_IE	
15	14	13	12	11	10	9	8
Reserved						TM26_CC1_IE	TM26_CC0_IE
7	6	5	4	3	2	1	0
Reserved	TM26_TIE2	TM26_TIE	TM26_EXIE	Reserved	TM26_IEA		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00

23..22	-	Reserved	Reserved	0x00
21	rw	TM26_IDC_IE	Input duty capture complete interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	TM26_RTU_IE	Repetition timer underflow interrupt enable. 0 = Disable 1 = Enable	0x00
19	rw	TM26_QPE_IE	Main Timer QEI phase state transition error detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	TM26_IDX_IE	Main Timer QEI external index signal input active detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM26_DIRC_IE	Main Timer up/down counting direction change interrupt enable. 0 = Disable 1 = Enable	0x00
15..10	-	Reserved	Reserved	0x00
9	rw	TM26_CC1_IE	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	TM26_CC0_IE	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM26_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM26_TIE	Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	TM26_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2..1	-	Reserved	Reserved	0x00
0	rw	TM26_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.32.3. TM26 Timer clock source register

TM26_CLK		TM26 Timer clock source register					
Offset Address :		0x08		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM26_RC_CKS[1:0]		Reserved			
15	14	13	12	11	10	9	8
Reserved		TM26_CK1_DIV[1:0]		Reserved		TM26_CK1_SEL[1:0]	
7	6	5	4	3	2	1	0
TM26_CKS2_SEL	TM26_CKS_SEL	TM26_CKE_SEL[1:0]		Reserved			

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00

23..22	-	Reserved	Reserved	0x00
21..20	rw	TM26_RC_CKS	Repetition Timer/Counter clock source select. 0x0 = MAIN : clock input from Main timer overflow/underflow 0x1 = CKO : clock input from CK_CKOM 0x2 = TC : clock input from CK_TC	0x00
19..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM26_CKI_DIV	Timer internal clock CK_TM26_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM26_CKI_SEL	Timer input clock CK_TM26 source select. 0x0 = PROC : CK_TM26_PR process clock from CSC 0x1 = Reserved 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM26_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM26_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM26_CKE_SEL	Timer internal clock CK_EXT source select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM26_IN0) 0x3 = IN1 (TM26_IN1)	0x00
3..0	-	Reserved	Reserved	0x00

#### 1.32.4. TM26 Timer trigger control register

<b>TM26_TRG</b>	<b>TM26 Timer trigger control register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM26_GT2_SW	TM26_GT_SW	TM26_RST2_SW	TM26_RST_SW	Reserved		TM26_TRGO_INV	TM26_TRGO_SW
23	22	21	20	19	18	17	16
TM26_UEV_SEL[1:0]		TM26_IDX_MDS[1:0]		TM26_IDX_EN	TM26_QEI_MDS[2:0]		
15	14	13	12	11	10	9	8
TM26_TRGO_MDS[3:0]				Reserved	TM26_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM26_TRG_MUX[1:0]		TM26_TRGI2_MDS[2:0]			TM26_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM26_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM26_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM26_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM26_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM26_TRGO_INV	Timer TRGO output inverse enable bit.	0x00



			0 = Disable 1 = Enable	
24	rw	<b>TM26_TRGO_SW</b>	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	<b>TM26_UEV_SEL</b>	Timer UEV output select bits for TM26_TRGO. When TM26_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM26_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..20	rw	<b>TM26_IDX_MDS</b>	Main Timer QEI external index signal input reset timer transition state select. 0x0 = 1T2 : State change between 1 and 2 0x1 = 2T3 : State change between 2 and 3 0x2 = 3T4 : State change between 3 and 4 0x3 = 4T1 : State change between 4 and 1	0x00
19	rw	<b>TM26_IDX_EN</b>	Main Timer QEI external index signal input enable. When enables and the index signal will input from TM26_ETR, the timer will reset during up counting or reload the auto-reload value during down counting if detect the index signal active pulse. 0 = Disable 1 = Enable	0x00
18..16	rw	<b>TM26_QEI_MDS</b>	Main Timer quadrature encoder interface(QEI) or external input timer up/down control mode select. 0x0 = No operation (up/down control by TM26_DIR) 0x1 = IN0POS : TM26_IN0 positive (high level up count, low level down count) 0x2 = IN0NEG : TM26_IN0 negative (low level up count, high level down count) 0x3 = IN0TRG : TM26_IN0 trigger (edge depending on TM26_IN1 level) 0x4 = IN1TRG : TM26_IN1 trigger (edge depending on TM26_IN0 level) 0x5 = BOTH : Both TM26_IN0 and TM26_IN1 edge	0x00
15..12	rw	<b>TM26_TRGO_MDS</b>	Timer trigger output mode select 0x0 = RST : TM26_RST (Main Timer Reset) 0x1 = EN : TM26_EN (Main Timer Enable) 0x2 = UEV : TM26_UEV (Main Timer Update event) 0x3 = TOF : TM26_TOF (Main Timer overflow) 0x4 = TUF : TM26_TUF (Main Timer underflow) 0x5 = EN2 : TM26_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM26_TOF2 (Timer-2 overflow) 0x7 = DIR : TM26_DIR (Main Timer direction event) 0x8 = UEV2 : TM26_UEV2 (Timer-2 Update event) 0x9 = SW : TM26_TRGO_SW (software control bit) 0xA = OS0 : TM26_OS0 (channel-0 output state signal) 0xB = OS1 : TM26_OS1 (channel-1 output state signal) 0xC = Reserved 0xD = Reserved 0xE = TRGI : TM26_TRGI (internal TRGI signal) 0xF = POE : TM26_POE (Output enable register preload signal)	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>TM26_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM26_ITR0)	0x00

			0x1 = ITR1 (TM26_ITR1) 0x2 = ITR2 (TM26_ITR2) 0x3 = ITR3 (TM26_ITR3) 0x4 = ITR4 (TM26_ITR4) 0x5 = ITR5 (TM26_ITR5) 0x6 = ITR6 (TM26_ITR6) 0x7 = ITR7 (TM26_ITR7)	
7..6	rw	<b>TM26_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM26_IN0) 0x3 = IN1 (TM26_IN1)	0x00
5..3	rw	<b>TM26_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM26_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00

### 1.32.5. TM26 Timer control register 0

<b>TM26_CR0</b>	<b>TM26 Timer control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					<b>TM26_IDC_EN</b>	<b>TM26_RC_STP</b>	<b>TM26_RC_EN</b>
15	14	13	12	11	10	9	8
<b>TM26_UEX_EN</b>	<b>TM26_USW_EN</b>	<b>TM26_DIR_INV</b>	<b>TM26_UEV_DIS</b>	<b>TM26_EX_INV</b>	<b>TM26_EX_EN</b>	<b>TM26_ACLEAR_EN</b>	<b>TM26_ASTOP_EN</b>
7	6	5	4	3	2	1	0
<b>TM26_DIR2</b>	<b>TM26_DIR</b>	<b>TM26_MDS[1:0]</b>		Reserved	Reserved	<b>TM26_EN2</b>	<b>TM26_EN</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	<b>TM26_IDC_EN</b>	Input duty capture enable. When enables, the timer will start at leading edge and capture counter at trailing edge. Then timer is stopped at next leading edge. 0 = Disable 1 = Enable	0x00
17	rw	<b>TM26_RC_STP</b>	Main Counter stop enable when repetition counter underflow. 0 = Disable 1 = Enable	0x00
16	rw	<b>TM26_RC_EN</b>	Repetition Counter enable bit. 0 = Disable 1 = Enable	0x00
15	rw	<b>TM26_UEX_EN</b>	Timer external trigger update event enable.	0x00

			0 = Disable 1 = Enable	
14	rw	TM26_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	rw	TM26_DIR_INV	Main Timer counting direction inverted enable. 0 = Normal 1 = Inverted	0x00
12	rw	TM26_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. 0 = Enable 1 = Disable	0x00
11	rw	TM26_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM26_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM26_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
8	rw	TM26_ASTOP_EN	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	TM26_DIR2	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	rw	TM26_DIR	Main Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	TM26_MDS	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	TM26_EN2	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	TM26_EN	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.32.6. TM26 Timer control register 1

TM26_CR1		TM26 Timer control register 1					
Offset Address :		0x14		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16

Reserved							
15	14	13	12	11	10	9	8
Reserved		TM26_CC1B_SEN	TM26_CC0B_SEN	Reserved		TM26_CC1A_SEN	TM26_CC0A_SEN
7	6	5	4	3	2	1	0
Reserved						TM26_OVR1_MDS	TM26_OVR0_MDS

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_CC1B_SEN	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM26_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
12	rw	TM26_CC0B_SEN	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM26_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	TM26_CC1A_SEN	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM26_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	TM26_CC0A_SEN	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM26_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	rw	TM26_OVR1_MDS	Timer channel 1 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
0	rw	TM26_OVR0_MDS	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

### 1.32.7. TM26 Timer CKO control register

TM26_CKO							
TM26 Timer CKO control register							
Offset Address :				0x18	Reset Value :		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				TM26_CKO_LCK	TM26_CKO_STA	TM26_CKO_SEL	TM26_CKO_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00

3	rw	<b>TM26_CKO_LCK</b>	TM26_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	<b>TM26_CKO_STA</b>	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM26_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	<b>TM26_CKO_SEL</b>	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	<b>TM26_CKO_EN</b>	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.32.8. TM26 repetition counter register

<b>TM26_RCNT</b>	<b>TM26 repetition counter register</b>
Offset Address :	<b>0x1C</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TM26_RARR[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM26_RCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	<b>TM26_RARR</b>	Repetition counter auto-reload value register. This register is used to set the main timer overflow / underflow number or TMx_CKOM pulse number which is as the next updated auto-reload value after the Repetition counter is underflow. When the Repetition counter has been started and counting underflow, the chip will be asserting a RTUF flag.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	rw	<b>TM26_RCNT</b>	Repetition counter register.	0x00

### 1.32.9. TM26 Timer main counter register

<b>TM26_CNT</b>	<b>TM26 Timer main counter register</b>
Offset Address :	<b>0x20</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CNT[15:8]							
7	6	5	4	3	2	1	0
TM26_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	<b>TM26_CNT</b>	Main timer/counter register.	0x0000

## 1.32.10. TM26 Timer main counter auto-reload value register

TM26_ARR	TM26 Timer main counter auto-reload value register
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_ARR[15:8]							
7	6	5	4	3	2	1	0
TM26_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM, 16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

## 1.32.11. TM26 Timer prescaler register

TM26_PSCNT	TM26 Timer prescaler register
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM26_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM26_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM26_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM26_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM26_CNTA	Main timer/counter alias register. This register is the alias of TM26_CNT for read only.	0x0000
15..0	rw	TM26_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

## 1.32.12. TM26 Timer prescaler auto-reload register

TM26_PSARR	TM26 Timer prescaler auto-reload register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_PSARR[15:8]							
7	6	5	4	3	2	1	0
TM26_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

## 1.32.13. TM26 Timer capture and compare mode select register

<b>TM26_CCMDS</b>	<b>TM26 Timer capture and compare mode select register</b>
Offset Address :	<b>0x30</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							TM26_OC_LCK
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM26_CC1_MDS[2:0]			Reserved	TM26_CC0_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..17	-	Reserved	Reserved	0x00
16	rw	TM26_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM26_CCnB reload to compare shadow buffer registers of TM26_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	TM26_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM26_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = Reserved 0x7 = Reserved	0x00

## 1.32.14. TM26 Timer input capture control register

<b>TM26_ICCR</b>	<b>TM26 Timer input capture control register</b>
Offset Address :	<b>0x34</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				TM26_IC1_TRGS[1:0]		TM26_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved							

7	6	5	4	3	2	1	0
Reserved		TM26_IC1_MUX[1:0]		Reserved		TM26_IC0_MUX[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	-	Reserved	Reserved	0x00
19..18	rw	TM26_IC1_TRGS	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	TM26_IC0_TRGS	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	TM26_IC1_MUX	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM26_IC1 0x1 = IC11 : TM26_ITR 0x2 = IC12 : CMP1_OUT 0x3 = IC13 : Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	TM26_IC0_MUX	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM26_IC0 0x1 = IC01 : TM26_ITR 0x2 = IC02 : CMP0_OUT 0x3 = IC03 : Reserved	0x00

### 1.32.15. TM26 Timer output compare state register

<b>TM26_OSCR</b>	<b>TM26 Timer output compare state register</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		TM26_OS1H_LCK	TM26_OS0H_LCK	Reserved		TM26_OS1H_STA	TM26_OS0H_STA
7	6	5	4	3	2	1	0
Reserved		TM26_OS1_LCK	TM26_OS0_LCK	Reserved		TM26_OS1_STA	TM26_OS0_STA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	TM26_OS1H_LCK	TM26_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS1H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
12	rw	TM26_OS0H_LCK	TM26_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00



11..10	-	Reserved	Reserved	0x00
9	rw	TM26_OS1H_STA	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
8	rw	TM26_OS0H_STA	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM26_OS1_LCK	TM26_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	TM26_OS0_LCK	TM26_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM26_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	TM26_OS1_STA	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
0	rw	TM26_OS0_STA	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

### 1.32.16. TM26 Timer output compare control register 0

<b>TM26_OCCR0</b>	<b>TM26 Timer output compare control register 0</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved			TM26_OC1N_OE	Reserved			TM26_OC0N_OE
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	TM26_OC1_OE2	TM26_OC1_OE1	TM26_OC1_OE0	Reserved	TM26_OC0_OE2	TM26_OC0_OE1	TM26_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	TM26_OC1N_OE	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM26_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	TM26_OC0N_OE	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM26_BK0N_STA setting) 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7	-	Reserved	Reserved	0x00
6	rw	TM26_OC1_OE2	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting)	0x00

			1 = Enable	
5	rw	<b>TM26_OC1_OE1</b>	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM26_BK1_STA setting) 1 = Enable	0x00
4	rw	<b>TM26_OC1_OE0</b>	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM26_BK1_STA setting) 1 = Enable	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>TM26_OC0_OE2</b>	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	<b>TM26_OC0_OE1</b>	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM26_BK0_STA setting) 1 = Enable	0x00
0	rw	<b>TM26_OC0_OE0</b>	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM26_BK0_STA setting) 1 = Enable	0x00

### 1.32.17. TM26 Timer output compare control register 1

<b>TM26_OCCR1</b>	<b>TM26 Timer output compare control register 1</b>
Offset Address :	<b>0x40</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>TM26_ODLY_SEL</b>	<b>Reserved</b>	<b>TM26_POE_SW</b>	<b>Reserved</b>	<b>TM26_POE_EN2</b>	<b>TM26_POE_EN1</b>	<b>TM26_POE_EN0</b>
23	22	21	20	19	18	17	16
<b>Reserved</b>	<b>TM26_OC1_POE2</b>	<b>TM26_OC1_POE1</b>	<b>TM26_OC1_POE0</b>	<b>Reserved</b>	<b>TM26_OC0_POE2</b>	<b>TM26_OC0_POE1</b>	<b>TM26_OC0_POE0</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>						<b>TM26_OC1N_INV</b>	<b>TM26_OC0N_INV</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>TM26_OC1H_INV</b>	<b>TM26_OC0H_INV</b>	<b>Reserved</b>		<b>TM26_OC1_INV</b>	<b>TM26_OC0_INV</b>

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30	rw	<b>TM26_ODLY_SEL</b>	Timer output delay mode select. When selects '0Step', channel-0,1 output is normal and no delay. When selects '1Step', channel-0,1 output will delay 0,1 step unit delay time. 0x0 = 0Step 0x1 = 1Step	0x00
29	-	<b>Reserved</b>	Reserved	0x00
28	w	<b>TM26_POE_SW</b>	Timer output enable registers preload software enable bit. Refer the TM26_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26	rw	<b>TM26_POE_EN2</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	<b>TM26_POE_EN1</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	<b>TM26_POE_EN0</b>	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input from TM36. 0 = Disable 1 = Enable	0x00
23	-	<b>Reserved</b>	Reserved	0x00

22	rw	<b>TM26_OC1_POE2</b>	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM26_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	<b>TM26_OC1_POE1</b>	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM26_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
20	rw	<b>TM26_OC1_POE0</b>	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM26_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	rw	<b>TM26_OC0_POE2</b>	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM26_OC0_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
17	rw	<b>TM26_OC0_POE1</b>	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM26_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	<b>TM26_OC0_POE0</b>	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM26_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..10	-	<b>Reserved</b>	Reserved	0x00
9	rw	<b>TM26_OC1N_INV</b>	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	<b>TM26_OC0N_INV</b>	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>TM26_OC1H_INV</b>	Timer channel 1 High output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	<b>TM26_OC0H_INV</b>	Timer channel 0 High output inverse enable. 0 = Disable 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>TM26_OC1_INV</b>	Timer channel 1 output inverse enable. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM26_OC0_INV</b>	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.32.18. TM26 Timer PWM and DTG control register

<b>TM26_PWM</b>		<b>TM26 Timer PWM and DTG control register</b>					
Offset Address :		<b>0x44</b>			Reset Value :		<b>0x00000000</b>
31	30	29	28	27	26	25	24
<b>Reserved</b>							

23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved						TM26_PWM_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..2	-	Reserved	Reserved	0x00
1..0	rw	TM26_PWM_MDS	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Reserved 0x2 = Reserved 0x3 = Reserved	0x00

### 1.32.19. TM26 Timer stop control register

<b>TM26_BS</b>	<b>TM26 Timer stop control register</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved		TM26_STP1N_STA	TM26_STP0N_STA	Reserved		TM26_STP1_STA	TM26_STP0_STA
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29	rw	TM26_STP1N_STA	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	TM26_STP0N_STA	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM26_STP1_STA	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	TM26_STP0_STA	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..16	-	Reserved	Reserved	0x00
15..0	-	Reserved	Reserved	0x0000

### 1.32.20. TM26 Timer capture and compare register 0A

<b>TM26_CC0A</b>	<b>TM26 Timer capture and compare register 0A</b>
Offset Address :	0x50
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC0A[15:8]							
7	6	5	4	3	2	1	0
TM26_CC0A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC0A	TM26 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM26_CC0B when TM26_CC0B was write. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path.	0x0000

### 1.32.21. TM26 Timer capture and compare register 0B

<b>TM26_CC0B</b>	<b>TM26 Timer capture and compare register 0B</b>
Offset Address :	0x54
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC0B[15:8]							
7	6	5	4	3	2	1	0
TM26_CC0B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC0B	TM26 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy the value to TM26_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	0x0000

### 1.32.22. TM26 Timer capture and compare register 1A

<b>TM26_CC1A</b>	<b>TM26 Timer capture and compare register 1A</b>
Offset Address :	0x58
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							

15	14	13	12	11	10	9	8
TM26_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM26_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC1A	TM26 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM26_CC0A for detail descriptions.	0x0000

### 1.32.23. TM26 Timer capture and compare register 1B

<b>TM26_CC1B</b>	<b>TM26 Timer capture and compare register 1B</b>
Offset Address :	0x5c
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM26_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM26_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM26_CC1B	Timer TM26 capture and compare register 1B for channel 1. Refer to the register descriptions of TM26_CC0B for detail descriptions.	0x0000

## 1.32.24. TM26 Register Map

TM26 Register Map

Register Number = 23

0	TM26_DIRF	0	TM26_IEA	0	Reserved	TM26_TRGI_MDS [2:0]	0	TM26_EN	0	TM26_OVR0_MDS	0	Reserved	TM26_CKO_EN	0														
1	Reserved	0	Reserved	0			0	TM26_EN2	0	TM26_OVR1_MDS	0			TM26_CKO_SEL	0													
2	TM26_EXF	0	TM26_EXIE	0			0	Reserved	TM26_MDS1[1:0]	Reserved	0			TM26_CKO_STA	0													
3																TM26_TOF	0	TM26_TIE	0	0	0	0						
4	TM26_TOF2	0	TM26_TIE2	0	Reserved	TM26_TRGI2_MDS [2:0]	0	TM26_DIR	0	Reserved	TM26_CC0A_SEN	Reserved	TM26_RCNT[7:0]	0														
5	TM26_TUF	0	Reserved	0			0	TM26_DIR2	0					0	0													
6	TM26_TUF2	0	Reserved	0			0	TM26_TRG_MUX [1:0]	0					TM26_EX_INV	0	Reserved	TM26_CC1A_SEN	0	0									
7	TM26_CFOA	0																		TM26_CC0_IE	0	0	0	0	0	0		
8	TM26_CFI1A	0	TM26_CC1_IE	0	Reserved	TM26_TRGO_MDS [3:0]	0	TM26_UX_EN	0	Reserved	TM26_CC0B_SEN	Reserved	Reserved	0														
9	Reserved	0	Reserved	0			0	0	TM26_DIR_INV					0	TM26_USW_EN	0	TM26_CC1B_SEN	0	0									
10																				Reserved	0	Reserved	0	0	0	0	0	0
11																				TM26_CFOB	0	Reserved	0	0	0	TM26_UX_DIS	0	TM26_DIR_INV
12	TM26_CFI1B	0	TM26_CK1_DIV [1:0]	0	0	0	0	0	0	0	0	0																
13	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0														
14															Reserved	0	0	0	0	0	0	0	0	0	0	0		
15	TM26_DIRCF	0	TM26_DIRC_IE	0	Reserved	TM26_QEI_MDS [2:0]	0	TM26_RC_EN	0	Reserved	TM26_RC_STP	TM26_IDC_EN	TM26_RARR[7:0]	0														
16	Reserved	0	Reserved	0			0	0	0					0	0	0	0	0	0									
17	TM26_IDXF	0	TM26_IDX_IE	0			0	0	0					0	0	0	0	0	0									
18	TM26_QPEF	0	TM26_QPE_IE	0			0	0	0					0	0	0	0	0	0									
19	TM26_RTUF	0	TM26_RTU_IE	0	TM26_RC_CKS [1:0]	TM26_IDX_MDS [1:0]	0	Reserved	0	Reserved	0	0	0	0														
20	TM26_IDCF	0	TM26_IDC_IE	0			0		0					0	0	0	0	0	0									
21	Reserved	0	Reserved	0	Reserved	0	0		0					0	0	0	0	0	0									
22																				0	0	0	0	0	0	0	0	0
23								0		0	0	0	0							0	0	0	0	0	0	0	0	
24								0		0	0	0	0							0	0	0	0	0	0	0	0	
25	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0														
26															0	0	0	0	0	0	0	0	0	0	0	0		
27															0	0	0	0	0	0	0	0	0	0	0	0	0	
28															0	0	0	0	0	0	0	0	0	0	0	0	0	
29	Reserved	0	Reserved	0	Reserved	0	0	0	0	0	0	0	0	0														
30															0	0	0	0	0	0	0	0	0	0	0	0		
31															0	0	0	0	0	0	0	0	0	0	0	0	0	
Offset															Register	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

MG32F02N Register Definitions (2025\_0401) Page-512



MG32F02N Register Definitions (2025\_0401)

## 1.33. Timer36 Control Registers

<b>Timer36 Control</b>	<b>(TM36) Timer Control Module-36</b>
Base Address :	<b>0x56860000</b>

## 1.33.1. TM36 Timer status register

TM36_STA	TM36 Timer status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM36_IDCF	TM36_RTUF	TM36_QPEF	TM36_IDXF	Reserved	TM36_DIRCF
15	14	13	12	11	10	9	8
TM36_CF3B	TM36_CF2B	TM36_CF1B	TM36_CF0B	TM36_CF3A	TM36_CF2A	TM36_CF1A	TM36_CF0A
7	6	5	4	3	2	1	0
TM36_TUF2	TM36_TUF	TM36_TOF2	TM36_TOF	TM36_EXF	TM36_BKF	Reserved	TM36_DIRF

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	TM36_IDCF	Input duty capture complete flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
20	rw	TM36_RTUF	Repetition timer underflow flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19	rw	TM36_QPEF	Main Timer QEI phase state transition error detect flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
18	rw	TM36_IDXF	Main Timer QEI external index signal input active detect and internal timer reset flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM36_DIRCF	Main Timer up/down counting direction change flag. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15	rw	TM36_CF3B	Timer IC3 falling edge flag/OC3 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	rw	TM36_CF2B	Timer IC2 falling edge flag/OC2 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	TM36_CF1B	Timer IC1 falling edge flag/OC1 event sub flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0B. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	rw	TM36_CF0B	Timer IC0 falling edge flag/OC0 event sub flag. (set by hardware and clear by software writing 1) [Capture Mode]: Input capture event sub flag for single edge mode or input capture falling edge event flag for dual edge mode.	0x00

			<p>[16-bit Compare/PWM Mode]: When center-alignment PWM mode, this bit is used as down counting PWM compare flag. It is no using for other 16-bit comparator mode.</p> <p>[8-bit Compare/PWM Mode]: (1) When compare-L is PWM and center-alignment mode, this bit is used as down counting PWM compare-L flag. (2) Others, this bit is used as compare-H event flag.</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	
11	rw	TM36_CF3A	<p>Timer IC3 rising edge flag/OC3 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A.</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
10	rw	TM36_CF2A	<p>Timer IC2 rising edge flag/OC2 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A.</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
9	rw	TM36_CF1A	<p>Timer IC1 rising edge flag/OC1 event main flag. (set by hardware and clear by software writing 1) Refer to the register descriptions of TM36_CF0A.</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
8	rw	TM36_CF0A	<p>Timer IC0 rising edge flag/OC0 event main flag. (set by hardware and clear by software writing 1)</p> <p>[Capture Mode]: Input capture event main flag for single edge mode or input capture rising edge event flag for dual edge mode.</p> <p>[16-bit Compare/PWM Mode]: Output compare event flag for 16-bit comparator mode. When center-alignment PWM mode, this bit is used as up counting PWM compare flag.</p> <p>[8-bit Compare/PWM Mode]: Output compare-L event flag. When compare-L is PWM and center-alignment mode, this bit is used as up counting PWM compare-L flag.</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
7	rw	TM36_TUF2	<p>2nd Timer underflow flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
6	rw	TM36_TUF	<p>Main Timer underflow flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
5	rw	TM36_TOF2	<p>2nd Timer overflow flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
4	rw	TM36_TOF	<p>Main Timer overflow flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
3	rw	TM36_EXF	<p>Timer external trigger flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00
2	rw	TM36_BKF	<p>Timer break input flag. (set by hardware and clear by software writing 1)</p> <p>0 = Normal (No event occurred) 1 = Happened (Event happened)</p>	0x00

1	-	Reserved	Reserved	0x00
0	r	TM36_DIRF	Main Timer up/down counting flag. 0 = Up counting 1 = Down counting	0x00

### 1.33.2. TM36 Timer interrupt enable register

<b>TM36_INT</b>	<b>TM36 Timer interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM36_IDC_IE	TM36_RTU_IE	TM36_QPE_IE	TM36_IDX_IE	Reserved	TM36_DIRC_IE
15	14	13	12	11	10	9	8
Reserved				TM36_CC3_IE	TM36_CC2_IE	TM36_CC1_IE	TM36_CC0_IE
7	6	5	4	3	2	1	0
Reserved		TM36_TIE2	TM36_TIE	TM36_EXIE	TM36_BKIE	Reserved	TM36_IEA

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21	rw	TM36_IDC_IE	Input duty capture complete interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	TM36_RTU_IE	Repetition timer underflow interrupt enable. 0 = Disable 1 = Enable	0x00
19	rw	TM36_QPE_IE	Main Timer QEI phase state transition error detect interrupt enable. 0 = Disable 1 = Enable	0x00
18	rw	TM36_IDX_IE	Main Timer QEI external index signal input active detect interrupt enable. 0 = Disable 1 = Enable	0x00
17	-	Reserved	Reserved	0x00
16	rw	TM36_DIRC_IE	Main Timer up/down counting direction change interrupt enable. 0 = Disable 1 = Enable	0x00
15..12	-	Reserved	Reserved	0x00
11	rw	TM36_CC3_IE	Timer IC3/OC3 interrupt enable. 0 = Disable 1 = Enable	0x00
10	rw	TM36_CC2_IE	Timer IC2/OC2 interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	TM36_CC1_IE	Timer IC1/OC1 interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	TM36_CC0_IE	Timer IC0/OC0 interrupt enable. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	TM36_TIE2	2nd Timer overflow/underflow interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	TM36_TIE	Timer overflow/underflow interrupt enable. 0 = Disable	0x00

			1 = Enable	
3	rw	TM36_EXIE	Timer external trigger interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	TM36_BKIE	Timer break input interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	TM36_IEA	Timer interrupt all enable. When disables, the timer global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.33.3. TM36 Timer clock source register

<b>TM36_CLK</b>	<b>TM36 Timer clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved		TM36_RC_CKS[1:0]		Reserved		TM36_DTG_DIV[1:0]	
15	14	13	12	11	10	9	8
Reserved		TM36_CKI_DIV[1:0]		Reserved		TM36_CKI_SEL[1:0]	
7	6	5	4	3	2	1	0
TM36_CKS2_SEL	TM36_CKS_SEL	TM36_CKE_SEL[1:0]		Reserved	Reserved	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	TM36_RC_CKS	Repetition Timer/Counter clock source select. 0x0 = MAIN : clock input from Main timer overflow/underflow 0x1 = CKO : clock input from CK_CKOM 0x2 = TC : clock input from CK_TC	0x00
19..18	-	Reserved	Reserved	0x00
17..16	rw	TM36_DTG_DIV	Timer internal dead time clock CK_DTG divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	TM36_CKI_DIV	Timer internal clock CK_TM36_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	TM36_CKI_SEL	Timer input clock CK_TM36 source select. 0x0 = PROC : CK_TM36_PR process clock from CSC 0x1 = CK_PLL 0x2 = CK_LS 0x3 = Reserved	0x00
7	rw	TM36_CKS2_SEL	Counter/Timer CK_TC2 clock source select. 0 = CK_INT 1 = CK_EXT	0x00
6	rw	TM36_CKS_SEL	Counter/Timer CK_TC clock source select. 0 = CK_INT 1 = CK_EXT	0x00
5..4	rw	TM36_CKE_SEL	Timer internal clock CK_EXT source select.	0x00

			0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM36_IN0) 0x3 = IN1 (TM36_IN1)	
3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1..0	-	Reserved	Reserved	0x00

### 1.33.4. TM36 Timer trigger control register

<b>TM36_TRG</b>	<b>TM36 Timer trigger control register</b>
Offset Address :	0x0C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM36_GT2_SW	TM36_GT_SW	TM36_RST2_SW	TM36_RST_SW	Reserved		TM36_TRGO_INV	TM36_TRGO_SW
23	22	21	20	19	18	17	16
TM36_UEV_SEL[1:0]		TM36_IDX_MDS[1:0]		TM36_IDX_EN	TM36_QEI_MDS[2:0]		
15	14	13	12	11	10	9	8
TM36_TRGO_MDS[3:0]				Reserved	TM36_ITR_MUX[2:0]		
7	6	5	4	3	2	1	0
TM36_TRG_MUX[1:0]		TM36_TRGI2_MDS[2:0]			TM36_TRGI_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM36_GT2_SW	2nd Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
30	rw	TM36_GT_SW	Timer clock gating software enable bit. 0 = Disable 1 = Enable	0x00
29	rw	TM36_RST2_SW	2nd Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
28	rw	TM36_RST_SW	Timer reset software enable bit. 0 = Disable 1 = Enable	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	TM36_TRGO_INV	Timer TRGO output inverse enable bit. 0 = Disable 1 = Enable	0x00
24	rw	TM36_TRGO_SW	Timer TRGO software control data bit. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23..22	rw	TM36_UEV_SEL	Timer UEV output select bits for TM36_TRGO. When TM36_TRGO_MDS selects UEV as output signal, this bit uses to select output pulse function from Main timer overflow and/or underflow. These bits are no effect when TM36_TRGO_MDS does not select UEV as output. 0x0 = All : output all UEV pulses 0x1 = TOF : output timer overflow pulses 0x2 = UDF : output timer underflow pulses 0x3 = Reserved	0x00
21..20	rw	TM36_IDX_MDS	Main Timer QEI external index signal input reset timer transition state select. 0x0 = 1T2 : State change between 1 and 2 0x1 = 2T3 : State change between 2 and 3 0x2 = 3T4 : State change between 3 and 4 0x3 = 4T1 : State change between 4 and 1	0x00
19	rw	TM36_IDX_EN	Main Timer QEI external index signal input enable. When enables and the index signal will input from TM36_ETR, the timer will reset during up counting or reload the auto-reload	0x00

			value during down counting if detect the index signal active pulse. 0 = Disable 1 = Enable	
18..16	rw	<b>TM36_QEI_MDS</b>	Main Timer quadrature encoder interface(QEI) or external input timer up/down control mode select. 0x0 = No operation (up/down control by TM36_DIR) 0x1 = IN0POS : TM36_IN0 positive (high level up count, low level down count) 0x2 = IN0NEG : TM36_IN0 negative (low level up count, high level down count) 0x3 = IN0TRG : TM36_IN0 trigger (edge depending on TM36_IN1 level) 0x4 = IN1TRG : TM36_IN1 trigger (edge depending on TM36_IN0 level) 0x5 = BOTH : Both TM36_IN0 and TM36_IN1 edge	0x00
15..12	rw	<b>TM36_TRGO_MDS</b>	Timer trigger output mode select 0x0 = RST : TM36_RST (Main Timer Reset) 0x1 = EN : TM36_EN (Main Timer Enable) 0x2 = UEV : TM36_UEV (Main Timer Update event) 0x3 = TOF : TM36_TOF (Main Timer overflow) 0x4 = TUF : TM36_TUF (Main Timer underflow) 0x5 = EN2 : TM36_EN2 (Timer-2 Enable) 0x6 = TOF2 : TM36_TOF2 (Timer-2 overflow) 0x7 = DIR : TM36_DIR (Main Timer direction event) 0x8 = UEV2 : TM36_UEV2 (Timer-2 Update event) 0x9 = SW : TM36_TRGO_SW (software control bit) 0xA = OS0 : TM36_OS0 (channel-0 output state signal) 0xB = OS1 : TM36_OS1 (channel-1 output state signal) 0xC = OS2 : TM36_OS2 (channel-2 output state signal) 0xD = OS3 : TM36_OS3 (channel-3 output state signal) 0xE = TRGI : TM36_TRGI (internal TRGI signal) 0xF = POE : TM36_POE (Output enable register preload signal)	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>TM36_ITR_MUX</b>	Timer internal trigger source select. See the [Timer Internal Trigger and Channel Input Signals Table] for more information. 0x0 = ITR0 (TM36_ITR0) 0x1 = ITR1 (TM36_ITR1) 0x2 = ITR2 (TM36_ITR2) 0x3 = ITR3 (TM36_ITR3) 0x4 = ITR4 (TM36_ITR4) 0x5 = ITR5 (TM36_ITR5) 0x6 = ITR6 (TM36_ITR6) 0x7 = ITR7 (TM36_ITR7)	0x00
7..6	rw	<b>TM36_TRG_MUX</b>	Timer trigger source TRGI select. 0x0 = ETR (CK_ETR) 0x1 = ITR (CK_ITR) 0x2 = IN0 (TM36_IN0) 0x3 = IN1 (TM36_IN1)	0x00
5..3	rw	<b>TM36_TRGI2_MDS</b>	2nd Timer trigger input mode select 0x0 = No operation 0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	0x00
2..0	rw	<b>TM36_TRGI_MDS</b>	Timer trigger input mode select 0x0 = No operation	0x00

		0x1 = Trigger-R (TRGI rising) 0x2 = Reset-R (TRGI rising) 0x3 = Gate-H (TRGI high) 0x4 = Reset (TRGI dual edge) 0x5 = Trigger-F (TRGI falling) 0x6 = Reset-F (TRGI falling) 0x7 = Gate-L (TRGI low)	
--	--	---	--

### 1.33.5. TM36 Timer control register 0

<b>TM36_CR0</b>	<b>TM36 Timer control register 0</b>
Offset Address :	<b>0x10</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved					TM36_IDC_EN	TM36_RC_STP	TM36_RC_EN
15	14	13	12	11	10	9	8
TM36_UEX_EN	TM36_USW_EN	TM36_DIR_INV	TM36_UEV_DIS	TM36_EX_INV	TM36_EX_EN	TM36_ACLEAR_EN	TM36_ASTOP_EN
7	6	5	4	3	2	1	0
TM36_DIR2	TM36_DIR	TM36_MDS[1:0]		Reserved	Reserved	TM36_EN2	TM36_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..19	-	Reserved	Reserved	0x00
18	rw	TM36_IDC_EN	Input duty capture enable. When enables, the timer will start at leading edge and capture counter at trailing edge. Then timer is stopped at next leading edge. 0 = Disable 1 = Enable	0x00
17	rw	TM36_RC_STP	Main Counter stop enable when repetition counter underflow. 0 = Disable 1 = Enable	0x00
16	rw	TM36_RC_EN	Repetition Counter enable bit. 0 = Disable 1 = Enable	0x00
15	rw	TM36_UEX_EN	Timer external trigger update event enable. 0 = Disable 1 = Enable	0x00
14	rw	TM36_USW_EN	Timer software update event generation enable. (automatically clear by hardware) 0 = Disable 1 = Enable	0x00
13	rw	TM36_DIR_INV	Main Timer counting direction inverted enable. 0 = Normal 1 = Inverted	0x00
12	rw	TM36_UEV_DIS	Update event generation disable for main Timer. Update event is generation from counter overflow/underflow or software register forced bit. 0 = Enable 1 = Disable	0x00
11	rw	TM36_EX_INV	Timer external trigger input inverted enable. 0 = Normal 1 = Inverted	0x00
10	rw	TM36_EX_EN	Timer external trigger event enable. 0 = Disable 1 = Enable	0x00
9	rw	TM36_ACLEAR_EN	Timer overflow or underflow flag auto-clear enable. This bit is no effect if TMx_ASTOP_EN is disabled. When enables, the timer will auto clear the flag of TMx_TOF or TMx_TUF after	0x00



			timer counting is overflow or underflow. 0 = Disable 1 = Enable	
8	rw	<b>TM36_ASTOP_EN</b>	Timer auto stop mode enable. When enables, the timer will auto stop after timer counting is overflow or underflow. 0 = Disable 1 = Enable	0x00
7	rw	<b>TM36_DIR2</b>	2nd Timer counting direction bit. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
6	rw	<b>TM36_DIR</b>	Main Timer counting direction bit. This bit cannot update if set PWM center-aligned mode and TM36_EN=1. 0 = Up (Up Counting) 1 = Down (Down Counting)	0x00
5..4	rw	<b>TM36_MDS</b>	Timer operation mode select. When selects 'Cascade', both TMx_EN and TMx_EN2 must set the same setting of Enable or Disable. (x : module index) 0x0 = Cascade : 16-bit counter with 16-bit prescaler Mode 0x1 = Separate : Separated two 16-bit counters Mode 0x2 = Full-Counter : 32-bit counter Mode 0x3 = Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>TM36_EN2</b>	2nd Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00
0	rw	<b>TM36_EN</b>	Main Timer/Counter enable bit. 0 = Disable 1 = Enable	0x00

### 1.33.6. TM36 Timer control register 1

<b>TM36_CR1</b>	<b>TM36 Timer control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>TM36_CC3B_SEN</b>	<b>TM36_CC2B_SEN</b>	<b>TM36_CC1B_SEN</b>	<b>TM36_CC0B_SEN</b>	<b>TM36_CC3A_SEN</b>	<b>TM36_CC2A_SEN</b>	<b>TM36_CC1A_SEN</b>	<b>TM36_CC0A_SEN</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>				<b>TM36_OVR3_MDS</b>	<b>TM36_OVR2_MDS</b>	<b>TM36_OVR1_MDS</b>	<b>TM36_OVR0_MDS</b>

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15	rw	<b>TM36_CC3B_SEN</b>	Timer channel 3 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF3B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
14	rw	<b>TM36_CC2B_SEN</b>	Timer channel 2 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF2B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
13	rw	<b>TM36_CC1B_SEN</b>	Timer channel 1 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge	0x00

			capture event. When PWM mode, this bit is used to set TM36_CF1B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	
12	rw	TM36_CC0B_SEN	Timer channel 0 software IC/OC event-B generation enable. When capture mode, this bit is used to trigger falling edge capture event. When PWM mode, this bit is used to set TM36_CF0B flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
11	rw	TM36_CC3A_SEN	Timer channel 3 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF3A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
10	rw	TM36_CC2A_SEN	Timer channel 2 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF2A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
9	rw	TM36_CC1A_SEN	Timer channel 1 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF1A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
8	rw	TM36_CC0A_SEN	Timer channel 0 software IC/OC event-A generation enable. When capture mode, this bit is used to trigger rising edge capture event. When PWM mode, this bit is used to set TM36_CF0A flag only. (set by software and clear by hardware) 0 = No-Effect 1 = Enable	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM36_OVR3_MDS	Timer channel 3 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
2	rw	TM36_OVR2_MDS	Timer channel 2 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
1	rw	TM36_OVR1_MDS	Timer channel 1 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00
0	rw	TM36_OVR0_MDS	Timer channel 0 capture data buffer overrun mode select 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old data)	0x00

### 1.33.7. TM36 Timer CKO control register

TM36_CKO	TM36 Timer CKO control register		
Offset Address :	0x18	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0

Reserved		TM36_CKO_LCK	TM36_CKO_STA	TM36_CKO_SEL	TM36_CKO_EN
----------	--	--------------	--------------	--------------	-------------

  

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	TM36_CKO_LCK	TM36_CKO_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
2	rw	TM36_CKO_STA	Timer CKO output signal initial state. The bit is written effectively only by written 1 to TM36_CKO_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	TM36_CKO_SEL	Timer overflow as CKO output source select. 0 = 2nd : 2nd Timer overflow 1 = Main : Main Timer overflow	0x00
0	rw	TM36_CKO_EN	Timer overflow as CKO output enable. 0 = Disable 1 = Enable	0x00

### 1.33.8. TM36 repetition counter register

TM36_RCNT		TM36 repetition counter register					
Offset Address :		0x1C		Reset Value :		0x00000000	

  

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TM36_RARR[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
TM36_RCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	TM36_RARR	Repetition counter auto-reload value register. This register is used to set the main timer overflow / underflow number or TMx_CKOM pulse number which is as the next updated auto-reload value after the Repetition counter is underflow. When the Repetition counter has been started and counting underflow, the chip will be asserting a RTUF flag.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	rw	TM36_RCNT	Repetition counter register.	0x00

### 1.33.9. TM36 Timer main counter register

TM36_CNT		TM36 Timer main counter register					
Offset Address :		0x20		Reset Value :		0x00000000	

  

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CNT[15:8]							

7	6	5	4	3	2	1	0
TM36_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CNT	Main timer/counter register.	0x0000

### 1.33.10. TM36 Timer main counter auto-reload value register

TM36_ARR	TM36 Timer main counter auto-reload value register
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_ARR[15:8]							
7	6	5	4	3	2	1	0
TM36_ARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_ARR	Main timer/counter auto-reload value register. [Two 8bit OC/PWM Mode] for all channels: This register value is limited to 0x00ZZ (ZZ={0x00~0xFF}) [Two 8bit OC/PWM,16bit OC/PWM Mode] for mixed channels: This register value is limited to 0xZZFF (ZZ={0x00~0xFF})	0x0000

### 1.33.11. TM36 Timer prescaler register

TM36_PSCNT	TM36 Timer prescaler register
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM36_CNTA[15:8]							
23	22	21	20	19	18	17	16
TM36_CNTA[7:0]							
15	14	13	12	11	10	9	8
TM36_PSCNT[15:8]							
7	6	5	4	3	2	1	0
TM36_PSCNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	r	TM36_CNTA	Main timer/counter alias register. This register is the alias of TM36_CNT for read only.	0x0000
15..0	rw	TM36_PSCNT	Timer prescaler or 2nd timer/counter register	0x0000

### 1.33.12. TM36 Timer prescaler auto-reload register

TM36_PSARR	TM36 Timer prescaler auto-reload register
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_PSARR[15:8]							

7	6	5	4	3	2	1	0
TM36_PSARR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_PSARR	Timer prescaler or 2nd timer/counter auto-reload value register	0x0000

### 1.33.13. TM36 Timer capture and compare mode select register

<b>TM36_CCMD5</b>	<b>TM36 Timer capture and compare mode select register</b>		
Offset Address :	0x30	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
TM36_DMA_IC3E	TM36_DMA_IC2E	Reserved		Reserved	TM36_DMA_CC2E	TM36_DMA_CC1E	TM36_DMA_CC0E
23	22	21	20	19	18	17	16
TM36_DMA_OMDS	Reserved						TM36_OC_LCK
15	14	13	12	11	10	9	8
Reserved	TM36_CC3_MDS[2:0]			Reserved	TM36_CC2_MDS[2:0]		
7	6	5	4	3	2	1	0
Reserved	TM36_CC1_MDS[2:0]			Reserved	TM36_CC0_MDS[2:0]		

Bit	Attr	Bit Name	Description	Reset
31	rw	TM36_DMA_IC3E	Direct memory access enable for IC3. 0 = Disable 1 = Enable	0x00
30	rw	TM36_DMA_IC2E	Direct memory access enable for IC2. 0 = Disable 1 = Enable	0x00
29..28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26	rw	TM36_DMA_CC2E	Direct memory access enable for OC2. 0 = Disable 1 = Enable	0x00
25	rw	TM36_DMA_CC1E	Direct memory access enable for OC1. 0 = Disable 1 = Enable	0x00
24	rw	TM36_DMA_CC0E	Direct memory access enable for OC0. 0 = Disable 1 = Enable	0x00
23	rw	TM36_DMA_OMDS	Timer output DMA request mode select. When selects ITR, the DMA request is asserted at UEV (update event) active and ITR input event has occurred before. That triggers to update the output compare register TM36_CCnB for the channels those DMA enable bit (TM36_DMA_CCnE, n={0,1,2}) is enabled. When selects UEV, the DMA request is asserted at UEV active only. 0 = UEV : UEV update event only 1 = ITR : both UEV and ITR	0x00
22..17	-	Reserved	Reserved	0x00
16	rw	TM36_OC_LCK	Timer output compare reload function lock enable bit for all channel. When enables and timer update event is happened, it is locked that the compare preload registers of TM36_CCnB reload to compare shadow buffer registers of TM36_CCnA. Until this bit is disabled, these compare preload registers will update the compare shadow buffer at next timer update event happened. 0 = un-Locked : enable unlocked 1 = Locked : enable locked	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	TM36_CC3_MDS	Timer channel 3 capture and compare mode select.	0x00

			0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs)	
11	-	Reserved	Reserved	0x00
10..8	rw	TM36_CC2_MDS	Timer channel 2 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	0x00
7	-	Reserved	Reserved	0x00
6..4	rw	TM36_CC1_MDS	Timer channel 1 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	TM36_CC0_MDS	Timer channel 0 capture and compare mode select. 0x0 = NOP (No operation) 0x1 = 16bit_IC (Input capture) 0x2 = 16bit_OC (Output compare) 0x3 = 8bitx2_OC (Two 8-bit compare) 0x4 = 16bit_PWM (16bit PWM) 0x5 = 8bitx2_PWM (Two 8bit PWMs) 0x6 = 16bit_PWM_DTG (16bit PWM with DTG) 0x7 = 8bitx2_PWM_DTG (Two 8bit PWMs with DTG)	0x00

### 1.33.14. TM36 Timer input capture control register

TM36_ICCR	TM36 Timer input capture control register
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TM36_IC3_TRGS[1:0]		TM36_IC2_TRGS[1:0]		TM36_IC1_TRGS[1:0]		TM36_IC0_TRGS[1:0]	
15	14	13	12	11	10	9	8
Reserved		TM36_IC3_MUX[1:0]		Reserved		TM36_IC2_MUX[1:0]	
7	6	5	4	3	2	1	0
Reserved		TM36_IC1_MUX[1:0]		Reserved		TM36_IC0_MUX[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..22	rw	TM36_IC3_TRGS	Timer channel 3 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
21..20	rw	TM36_IC2_TRGS	Timer channel 2 input trigger edge select. 0x0 = Disable : disable capture data	0x00

			0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	
19..18	rw	<b>TM36_IC1_TRGS</b>	Timer channel 1 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
17..16	rw	<b>TM36_IC0_TRGS</b>	Timer channel 0 input trigger edge select. 0x0 = Disable : disable capture data 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
15..14	-	<b>Reserved</b>	Reserved	0x00
13..12	rw	<b>TM36_IC3_MUX</b>	Timer channel 3 input Mux select for input capture. 0x0 = IC30 : TM36_IC3 0x1 = IC31 : TM36_ITR 0x2 = IC32 : Reserved 0x3 = IC33 : TM36_XOR	0x00
11..10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>TM36_IC2_MUX</b>	Timer channel 2 input Mux select for input capture. 0x0 = IC20 : TM36_IC2 0x1 = IC21 : TM36_ITR 0x2 = IC22 : Reserved 0x3 = IC23 : Reserved	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>TM36_IC1_MUX</b>	Timer channel 1 input Mux select for input capture. 0x0 = IC10 : TM36_IC1 0x1 = IC11 : TM36_ITR 0x2 = IC12 : Reserved 0x3 = IC13 : Reserved	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1..0	rw	<b>TM36_IC0_MUX</b>	Timer channel 0 input Mux select for input capture. 0x0 = IC00 : TM36_IC0 0x1 = IC01 : TM36_ITR 0x2 = IC02 : Reserved 0x3 = IC03 : TM36_XOR	0x00

### 1.33.15. TM36 Timer output compare state register

<b>TM36_OSCR</b>	<b>TM36 Timer output compare state register</b>
Offset Address :	<b>0x38</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>TM36_OS3H_LCK</b>	<b>TM36_OS2H_LCK</b>	<b>TM36_OS1H_LCK</b>	<b>TM36_OS0H_LCK</b>	<b>TM36_OS3H_STA</b>	<b>TM36_OS2H_STA</b>	<b>TM36_OS1H_STA</b>	<b>TM36_OS0H_STA</b>
7	6	5	4	3	2	1	0
<b>TM36_OS3_LCK</b>	<b>TM36_OS2_LCK</b>	<b>TM36_OS1_LCK</b>	<b>TM36_OS0_LCK</b>	<b>TM36_OS3_STA</b>	<b>TM36_OS2_STA</b>	<b>TM36_OS1_STA</b>	<b>TM36_OS0_STA</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..19	-	<b>Reserved</b>	Reserved	0x00
18	-	<b>Reserved</b>	Reserved	0x00
17	-	<b>Reserved</b>	Reserved	0x00
16	-	<b>Reserved</b>	Reserved	0x00
15	rw	<b>TM36_OS3H_LCK</b>	TM36_OS3H_STA register write access protected control. When locked, disables the register bit write access. Hardware	0x00



			auto clear after register write access. TM36_OS3H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	
14	rw	<b>TM36_OS2H_LCK</b>	TM36_OS2H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS2H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
13	rw	<b>TM36_OS1H_LCK</b>	TM36_OS1H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS1H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
12	rw	<b>TM36_OS0H_LCK</b>	TM36_OS0H_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS0H_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
11	rw	<b>TM36_OS3H_STA</b>	Timer channel 3 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
10	rw	<b>TM36_OS2H_STA</b>	Timer channel 2 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
9	rw	<b>TM36_OS1H_STA</b>	Timer channel 1 OC compare-H output signal initial state for two 8-Bit comparator mode 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
8	rw	<b>TM36_OS0H_STA</b>	Timer channel 0 OC compare-H output signal initial state for two 8-Bit comparator mode. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
7	rw	<b>TM36_OS3_LCK</b>	TM36_OS3_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS3_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
6	rw	<b>TM36_OS2_LCK</b>	TM36_OS2_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS2_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
5	rw	<b>TM36_OS1_LCK</b>	TM36_OS1_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS1_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
4	rw	<b>TM36_OS0_LCK</b>	TM36_OS0_STA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. TM36_OS0_STA is written effectively only by written 1 to this bit simultaneously. 0 = Locked (enable chip hardware control)	0x00



			1 = Un-Locked (disable chip hardware control)	
3	rw	<b>TM36_OS3_STA</b>	Timer channel 3 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
2	rw	<b>TM36_OS2_STA</b>	Timer channel 2 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
1	rw	<b>TM36_OS1_STA</b>	Timer channel 1 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
0	rw	<b>TM36_OS0_STA</b>	Timer channel 0 OC compare/compare-L output signal initial state. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

### 1.33.16. TM36 Timer output compare control register 0

<b>TM36_OCCR0</b>	<b>TM36 Timer output compare control register 0</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved		TM36_OC2N_OE	
23	22	21	20	19	18	17	16
Reserved			TM36_OC1N_OE	Reserved		TM36_OC0N_OE	
15	14	13	12	11	10	9	8
Reserved			TM36_OC3_OE	Reserved		TM36_OC2_OE	
7	6	5	4	3	2	1	0
Reserved	TM36_OC1_OE2	TM36_OC1_OE1	TM36_OC1_OE0	Reserved	TM36_OC0_OE2	TM36_OC0_OE1	TM36_OC0_OE0

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29	-	Reserved	Reserved	0x00
28	-	Reserved	Reserved	0x00
27..25	-	Reserved	Reserved	0x00
24	rw	<b>TM36_OC2N_OE</b>	Timer channel 2 OC2N (complement) line output enable. 0 = Disable (output by TM36_BK2N_STA setting) 1 = Enable	0x00
23..21	-	Reserved	Reserved	0x00
20	rw	<b>TM36_OC1N_OE</b>	Timer channel 1 OC1N (complement) line output enable. 0 = Disable (output by TM36_BK1N_STA setting) 1 = Enable	0x00
19..17	-	Reserved	Reserved	0x00
16	rw	<b>TM36_OC0N_OE</b>	Timer channel 0 OC0N (complement) line output enable. 0 = Disable (output by TM36_BK0N_STA setting) 1 = Enable	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	<b>TM36_OC3_OE</b>	Timer channel 3 OC line output enable. 0 = Disable (output by TM36_BK3_STA setting) 1 = Enable	0x00
11..9	-	Reserved	Reserved	0x00
8	rw	<b>TM36_OC2_OE</b>	Timer channel 2 OC line output enable. 0 = Disable (output by TM36_BK2_STA setting) 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	<b>TM36_OC1_OE2</b>	Timer channel 1 OC line-2 output enable. 0 = Disable (output by TM36_BK1_STA setting)	0x00

			1 = Enable	
5	rw	TM36_OC1_OE1	Timer channel 1 OC line-1 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
4	rw	TM36_OC1_OE0	Timer channel 1 OC line-0 output enable. 0 = Disable (output by TM36_BK1_STA setting) 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2	rw	TM36_OC0_OE2	Timer channel 0 OC line-2 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
1	rw	TM36_OC0_OE1	Timer channel 0 OC line-1 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00
0	rw	TM36_OC0_OE0	Timer channel 0 OC line-0 output enable. 0 = Disable (output by TM36_BK0_STA setting) 1 = Enable	0x00

### 1.33.17. TM36 Timer output compare control register 1

<b>TM36_OCCR1</b>	<b>TM36 Timer output compare control register 1</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM36_ODLY_SEL	Reserved	TM36_POE_SW	Reserved	TM36_POE_EN2	TM36_POE_EN1	TM36_POE_EN0
23	22	21	20	19	18	17	16
Reserved	TM36_OC1_POE2	TM36_OC1_POE1	TM36_OC1_POE0	Reserved	TM36_OC0_POE2	TM36_OC0_POE1	TM36_OC0_POE0
15	14	13	12	11	10	9	8
Reserved					TM36_OC2N_INV	TM36_OC1N_INV	TM36_OC0N_INV
7	6	5	4	3	2	1	0
TM36_OC3H_INV	TM36_OC2H_INV	TM36_OC1H_INV	TM36_OC0H_INV	TM36_OC3_INV	TM36_OC2_INV	TM36_OC1_INV	TM36_OC0_INV

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	TM36_ODLY_SEL	Timer output delay mode select. When selects '0Step', the channel-0,1,2,3 output are normal and no delay. When selects '1Step', the channel-0,1,2,3 output will be separated delayed 0,1,2,3 step unit delay time. 0x0 = 0Step 0x1 = 1Step	0x00
29	-	Reserved	Reserved	0x00
28	w	TM36_POE_SW	Timer output enable registers preload software enable bit. Refer the TM36_OCn_POE[2:0] (n={0,1}) registers for the output enable registers detail descriptions. (set by software and clear by hardware) 0 = Disable 1 = Enable	0x00
27	-	Reserved	Reserved	0x00
26	rw	TM36_POE_EN2	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PD input. 0 = Disable 1 = Enable	0x00
25	rw	TM36_POE_EN1	Timer OC preload enable bit for output enable preload register control. This bit is used to enable INT_PB input. 0 = Disable 1 = Enable	0x00
24	rw	TM36_POE_EN0	Timer OC preload enable bit for output enable preload register control. This bit is used to enable 3-line XOR input. 0 = Disable 1 = Enable	0x00

23	-	Reserved	Reserved	0x00
22	rw	TM36_OC1_POE2	Timer channel 1 OC line-2 output enable preload register bit. This bit will load into TM36_OC1_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
21	rw	TM36_OC1_POE1	Timer channel 1 OC line-1 output enable preload register bit. This bit will load into TM36_OC1_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
20	rw	TM36_OC1_POE0	Timer channel 1 OC line-0 output enable preload register bit. This bit will load into TM36_OC1_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
19	-	Reserved	Reserved	0x00
18	rw	TM36_OC0_POE2	Timer channel 0 OC line-2 output enable preload register bit. This bit will load into TM36_OC0_OE2 register when the preload event happened. 0 = Disable 1 = Enable	0x00
17	rw	TM36_OC0_POE1	Timer channel 0 OC line-1 output enable preload register bit. This bit will load into TM36_OC0_OE1 register when the preload event happened. 0 = Disable 1 = Enable	0x00
16	rw	TM36_OC0_POE0	Timer channel 0 OC line-0 output enable preload register bit. This bit will load into TM36_OC0_OE0 register when the preload event happened. 0 = Disable 1 = Enable	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	TM36_OC2N_INV	Timer channel 2 complement output inverse enable. 0 = Disable 1 = Enable	0x00
9	rw	TM36_OC1N_INV	Timer channel 1 complement output inverse enable. 0 = Disable 1 = Enable	0x00
8	rw	TM36_OC0N_INV	Timer channel 0 complement output inverse enable. 0 = Disable 1 = Enable	0x00
7	rw	TM36_OC3H_INV	Timer channel 3 High output inverse enable. 0 = Disable 1 = Enable	0x00
6	rw	TM36_OC2H_INV	Timer channel 2 High output inverse enable. 0 = Disable 1 = Enable	0x00
5	rw	TM36_OC1H_INV	Timer channel 1 High output inverse enable. 0 = Disable 1 = Enable	0x00
4	rw	TM36_OC0H_INV	Timer channel 0 High output inverse enable. 0 = Disable 1 = Enable	0x00
3	rw	TM36_OC3_INV	Timer channel 3 output inverse enable. 0 = Disable 1 = Enable	0x00
2	rw	TM36_OC2_INV	Timer channel 2 output inverse enable. 0 = Disable 1 = Enable	0x00
1	rw	TM36_OC1_INV	Timer channel 1 output inverse enable.	0x00

			0 = Disable 1 = Enable	
0	rw	TM36_OC0_INV	Timer channel 0 output inverse enable. 0 = Disable 1 = Enable	0x00

### 1.33.18. TM36 Timer PWM and DTG control register

<b>TM36_PWM</b>	<b>TM36 Timer PWM and DTG control register</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_DTG_DY[7:0]							
7	6	5	4	3	2	1	0
Reserved						TM36_PWM_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	rw	TM36_DTG_DY	Timer output DTG dead-time delay(CK_DTG clock time base) for all channels. Value 0 indicates disabled.	0x00
7..2	-	Reserved	Reserved	0x00
1..0	rw	TM36_PWM_MDS	Timer OC0/1/2/3 PWM mode select. 0x0 = Edge Left-aligned 0x1 = Center-aligned 0x2 = Reserved 0x3 = Reserved	0x00

### 1.33.19. TM36 Timer break and stop control register

<b>TM36_BS</b>	<b>TM36 Timer break and stop control register</b>
Offset Address :	0x48
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	TM36_STP2N_STA	TM36_STP1N_STA	TM36_STP0N_STA	TM36_STP3_STA	TM36_STP2_STA	TM36_STP1_STA	TM36_STP0_STA
23	22	21	20	19	18	17	16
TM36_BK3_CTL	TM36_BK2_CTL	TM36_BK1_CTL	TM36_BK0_CTL	Reserved	TM36_BKI_EN2	TM36_BKI_EN1	TM36_BKI_EN0
15	14	13	12	11	10	9	8
TM36_BKE_EN7	TM36_BKE_EN6	TM36_BKE_EN5	TM36_BKE_EN4	TM36_BKE_EN3	TM36_BKE_EN2	TM36_BKE_EN1	TM36_BKE_EN0
7	6	5	4	3	2	1	0
TM36_BKSW_EN	Reserved	Reserved	TM36_BK_MDS	TM36_BK_EN3	Reserved		TM36_BK_EN

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	TM36_STP2N_STA	Timer BK input active or stop condition output OC2N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
29	rw	TM36_STP1N_STA	Timer BK input active or stop condition output OC1N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
28	rw	TM36_STP0N_STA	Timer BK input active or stop condition output OC0N state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00

27	rw	<b>TM36_STP3_STA</b>	Timer BK input active or stop condition output OC3 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
26	rw	<b>TM36_STP2_STA</b>	Timer BK input active or stop condition output OC2 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
25	rw	<b>TM36_STP1_STA</b>	Timer BK input active or stop condition output OC1 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
24	rw	<b>TM36_STP0_STA</b>	Timer BK input active or stop condition output OC0 state select. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
23	rw	<b>TM36_BK3_CTL</b>	Timer OC3 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP3_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
22	rw	<b>TM36_BK2_CTL</b>	Timer OC2 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP2_STA and TM36_STP2N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
21	rw	<b>TM36_BK1_CTL</b>	Timer OC1 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP1_STA and TM36_STP1N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
20	rw	<b>TM36_BK0_CTL</b>	Timer OC0 output switch control when break event happened. When selects 'Stop' and the event is happened, the output is switched to the stop state setting in TM36_STP0_STA and TM36_STP0N_STA. 0 = Stop (Switch to stop state register setting) 1 = Hold (hold the output state)	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	rw	<b>TM36_BKI_EN2</b>	Timer Break internal input channels' enable bit. This bit is using for CPU LOCKUP output event input. 0 = Disable 1 = Enable	0x00
17	rw	<b>TM36_BKI_EN1</b>	Timer Break internal input channels' enable bit. This bit is reserved for future using. 0 = Disable 1 = Enable	0x00
16	rw	<b>TM36_BKI_EN0</b>	Timer Break internal input channels' enable bit. This bit is using for missing clock detect(MCD) event input. 0 = Disable 1 = Enable	0x00
15	rw	<b>TM36_BKE_EN7</b>	Timer Break external input channels' enable bit. This bit is reserved. 0 = Disable 1 = Enable	0x00
14	rw	<b>TM36_BKE_EN6</b>	Timer Break external input channels' enable bit. This bit is reserved. 0 = Disable 1 = Enable	0x00
13	rw	<b>TM36_BKE_EN5</b>	Timer Break external input channels' enable bit. This bit is	0x00

			using for CMP1_OUT signal input. 0 = Disable 1 = Enable	
12	rw	<b>TM36_BKE_EN4</b>	Timer Break external input channels' enable bit. This bit is using for CMP0_OUT signal input. 0 = Disable 1 = Enable	0x00
11	rw	<b>TM36_BKE_EN3</b>	Timer Break external input channels' enable bit. This bit is using for ADC0_OUT signal input. 0 = Disable 1 = Enable	0x00
10	rw	<b>TM36_BKE_EN2</b>	Timer Break external input channels' enable bit. This bit is using for INT_PB signal input. 0 = Disable 1 = Enable	0x00
9	rw	<b>TM36_BKE_EN1</b>	Timer Break external input channels' enable bit. This bit is using for INT_BOD1 signal input. 0 = Disable 1 = Enable	0x00
8	rw	<b>TM36_BKE_EN0</b>	Timer Break external input channels' enable bit. This bit is using for TM36_BK0 signal input. 0 = Disable 1 = Enable	0x00
7	rw	<b>TM36_BKSW_EN</b>	Timer software break input generation enable. 0 = Disable 1 = Enable	0x00
6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>TM36_BK_MDS</b>	Timer break event input control mode select. 0 = Latch mode 1 = Cycle by cycle	0x00
3	rw	<b>TM36_BK_EN3</b>	Timer Break Input enable for OC3. (output state stop or reset) 0 = Disable 1 = Enable	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>TM36_BK_EN</b>	Timer Break Input enable for OC[2:0]. (output state stop or reset) 0 = Disable 1 = Enable	0x00

### 1.33.20. TM36 Timer capture and compare register 0A

<b>TM36_CC0A</b>		<b>TM36 Timer capture and compare register 0A</b>					
Offset Address :		<b>0x50</b>	Reset Value :		<b>0x00000000</b>		
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>TM36_CC0A[15:8]</b>							
7	6	5	4	3	2	1	0
<b>TM36_CC0A[7:0]</b>							
Bit	Attr	Bit Name	Description	Reset			
31..16	-	<b>Reserved</b>	Reserved	0x0000			
15..0	rw	<b>TM36_CC0A</b>	TM36 Timer capture and compare register 0A for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) first capture data for single edge (2) rising edge	0x0000			

		capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared shadow register for Timer output compare and will be copied from R_TM36_CC0B when TM36_CC0B was written. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared shadow register for compare-L path and high 8-bit compared shadow register for compare-H path. When both TM36_CC0A and TM36_CC0B value is equal TM36_ARR or 0x0000 in central-align mode, the output high and low width are 0x10000 clocks' width.	
--	--	--	--

### 1.33.21. TM36 Timer capture and compare register 0B

<b>TM36_CC0B</b>	<b>TM36 Timer capture and compare register 0B</b>
Offset Address :	Reset Value :

0x54

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC0B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC0B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC0B	TM36 Timer capture and compare register 0B for channel 0. When the channel is configured as input capture mode, this register is used to capture the counter value of input trigger signal : (1) 2nd capture data for single edge (2) falling edge capture data for dual edge. When the channel is configured as output compare/PWM mode, this register is used as the compared preload register for software setting and will copy the value to TM36_CC0A. When the channel is configured as output two 8-bit compare/PWM mode, this register is separated to low 8-bit compared preload register for compare-L path and high 8-bit compared preload register for compare-H path.	0x0000

### 1.33.22. TM36 Timer capture and compare register 1A

<b>TM36_CC1A</b>	<b>TM36 Timer capture and compare register 1A</b>
Offset Address :	Reset Value :

0x58

0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC1A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC1A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC1A	TM36 Timer capture and compare register 1A for channel 1. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

## 1.33.23. TM36 Timer capture and compare register 1B

<b>TM36_CC1B</b>	<b>TM36 Timer capture and compare register 1B</b>
Offset Address :	<b>0x5c</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC1B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC1B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC1B	TM36 Timer capture and compare register 1B for channel 1. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000

## 1.33.24. TM36 Timer capture and compare register 2A

<b>TM36_CC2A</b>	<b>TM36 Timer capture and compare register 2A</b>
Offset Address :	<b>0x60</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC2A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC2A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC2A	TM36 Timer capture and compare register 2A for channel 2. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

## 1.33.25. TM36 Timer capture and compare register 2B

<b>TM36_CC2B</b>	<b>TM36 Timer capture and compare register 2B</b>
Offset Address :	<b>0x64</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC2B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC2B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC2B	TM36 Timer capture and compare register 2B for channel 2. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000



## 1.33.26. TM36 Timer capture and compare register 3A

TM36_CC3A	TM36 Timer capture and compare register 3A
Offset Address :	0x68
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC3A[15:8]							
7	6	5	4	3	2	1	0
TM36_CC3A[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC3A	TM36 Timer capture and compare register 3A for channel 3. Refer to the register descriptions of TM36_CC0A for detail descriptions.	0x0000

## 1.33.27. TM36 Timer capture and compare register 3B

TM36_CC3B	TM36 Timer capture and compare register 3B
Offset Address :	0x6c
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
TM36_CC3B[15:8]							
7	6	5	4	3	2	1	0
TM36_CC3B[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	TM36_CC3B	Timer TM36 capture and compare register 3B for channel 3. Refer to the register descriptions of TM36_CC0B for detail descriptions.	0x0000

## 1.33.28. TM36 Register Map

TM36 Register Map

Register Number = 27

0	TM36_DIRF	0	TM36_IEA	0	Reserved	0	TM36_TRGI_MDS [2:0]	0	TM36_EN	0	TM36_OVR0_MDS	0	TM36_CKO_EN	0	1	Reserved	0	TM36_DIRCF	0	Reserved	0	TM36_CFB	0	TM36_CFB3A	0	TM36_CFB2A	0	TM36_CFB1A	0	TM36_CFB0A	0	TM36_TUF2	0	TM36_TUF	0	TM36_TOF2	0	TM36_TOF	0	TM36_EXF	0	TM36_BKF	0	Reserved	0	TM36_DIRF		
1	Reserved	0	Reserved	0	Reserved	0	Reserved	0	TM36_EN2	0	TM36_OVR1_MDS	0	TM36_CKO_SEL	0	2	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
2	TM36_BKF	0	TM36_BKIE	0	Reserved	0	Reserved	0	Reserved	0	TM36_OVR2_MDS	0	TM36_CKO_STA	0	3	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
3	TM36_EXF	0	TM36_EXIE	0	Reserved	0	TM36_TRGI2_MDS [2:0]	0	Reserved	0	Reserved	0	TM36_CKO_LCK	0	4	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
4	TM36_TOF	0	TM36_TIE	0	TM36_CKE_SEL [1:0]	0	Reserved	0	TM36_MDS[1:0]	0	Reserved	0	Reserved	0	5	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
5	TM36_TOF2	0	TM36_TIE2	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	6	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
6	TM36_TUF	0	TM36_CKS_SEL	0	TM36_CKS2_SEL	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	7	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
7	TM36_TUF2	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	8	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
8	TM36_CFB0A	0	TM36_CC0_IE	0	TM36_CK1_SEL [1:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	9	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
9	TM36_CFB1A	0	TM36_CC1_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	10	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
10	TM36_CFB2A	0	TM36_CC2_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	11	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
11	TM36_CFB3A	0	TM36_CC3_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	12	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
12	TM36_CFB0B	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	13	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
13	TM36_CFB1B	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	14	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
14	TM36_CFB2B	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	15	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
15	TM36_CFB3B	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	16	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
16	TM36_DIRCF	0	TM36_DIRC_IE	0	TM36_DTG_DIV [1:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	17	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
17	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	18	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
18	TM36_IDXF	0	TM36_IDX_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	19	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
19	TM36_QPEF	0	TM36_QPE_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	20	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
20	TM36_RTUF	0	TM36_RTU_IE	0	TM36_RC_CKS [1:0]	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	21	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
21	TM36_IDCF	0	TM36_IDC_IE	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	22	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
22	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	23	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
23	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	24	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
24	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	25	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
25	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	26	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
26	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	27	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
27	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
28	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	29	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
29	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	30	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
30	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	31	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved
Offset	Register	0x00	0x04	0x08	0x0C	0x10	0x14	0x18	0x1C	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

0x20	TM36_CNT	Reserved	TM36_CNT[15:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	TM36_ARR	Reserved	TM36_ARR[15:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TM36_PSCNT	TM36_CNTA[15:0]	TM36_PSCNT[15:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TM36_PSARR	Reserved	TM36_PSARR[15:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	TM36_CCMD5	Reserved	TM36_CC0_MDS [2:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	TM36_ICCR	Reserved	TM36_IC0_MUX [1:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	TM36_OSCR	Reserved	TM36_OS0_STA															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	TM36_OCCR0	Reserved	TM36_OC0_OE0															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x40	TM36_OCCR1	Reserved	TM36_OC0_INV															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0x44	TM36_PWM	Reserved	TM36_PWM_MDS [1:0]															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	TM36_BS	Reserved	TM36_BK_EN															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x50	TM36_CC0A	Reserved	TM36_BKSW_EN															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x54	TM36_CC0B	Reserved	TM36_BK_EN3															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x58	TM36_CC1A	Reserved	TM36_BK_MDS															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x5c	TM36_CC1B	Reserved	TM36_BK_EN0															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x60	TM36_CC2A	Reserved	TM36_BK_EN1															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x64	TM36_CC2B	Reserved	TM36_BK_EN2															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x68	TM36_CC3A	Reserved	TM36_BK_EN7															
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0x6c	TM36_CC3B	Reserved																TM36_CC3B[15:0]													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.34. LCD Control Registers

<b>LCD Control</b>	<b>(LCD) Liquid Crystal Display Controller</b>
Base Address :	<b>0x5A000000</b>

## 1.34.1. ADC0 status register

LCD_STA	ADC0 status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						LCD_BLKOFF	LCD_BLKONF
7	6	5	4	3	2	1	0
Reserved	LCD_CPRF	LCD_UDCF	LCD_SOF	Reserved		LCD_PRDYF	LCD_DEF

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	rw	LCD_BLKOFF	LCD blinking off interrupt flag. This bit is set at the start of LCD frame which is the first frame to switch display off during blinking period. This bit is cleared by software writing 1. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	LCD_BLKONF	LCD blinking on interrupt flag. This bit is set at the start of LCD frame which is the first frame to switch display on during blinking period. This bit is cleared by software writing 1. 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	-	Reserved	Reserved	0x00
6	rw	LCD_CPRF	LCD charge pump power ready interrupt flag. (set by hardware and clear by software writing 1) 0 = Not : charge pump power is not ready 1 = Ready : charge pump power is ready	0x00
5	rw	LCD_UDCF	LCD update display data completed interrupt flag. This bit is set by hardware when the current display data has updated to display memory and user can start to write next display frame data. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	LCD_SOF	LCD start of frame interrupt flag. This bit is set when the LCD display starts a new frame and the display data has updated. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3..2	-	Reserved	Reserved	0x00
1	r	LCD_PRDYF	LCD internal power source ready statue. When LCD_VS_SEL is selected Off/AVDD/EXT, this flag is always active. When LCD_VS_SEL is selected CP, this flag is active if CP voltage is ready and is inactive if CP voltage is not ready. (set and clear by hardware) 0 = Not : Not ready 1 = Ready : Power source is ready to output voltage	0x00
0	r	LCD_DEF	LCD display enabled status. (set and clear by hardware) It indicates the real LCD display status. It will be active at start of first frame and be inactive at the end of the last displayed frame. 0 = Inactive : LCD display disabled	0x00

1 = Active : LCD display enabled

## 1.34.2. LCD interrupt enable register

LCD_INT		LCD interrupt enable register					
Offset Address :		0x04		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						LCD_BLKOFF_IE	LCD_BLKON_IE
7	6	5	4	3	2	1	0
Reserved	LCD_CPR_IE	LCD_UDC_IE	LCD_SOF_IE	Reserved			LCD_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9	rw	LCD_BLKOFF_IE	LCD blinking off interrupt enable. If LCD is blinking off, the segments are switched off. 0 = Disable 1 = Enable	0x00
8	rw	LCD_BLKON_IE	LCD blinking on interrupt enable. If LCD is blinking on, the segments are switched on. 0 = Disable 1 = Enable	0x00
7	-	Reserved	Reserved	0x00
6	rw	LCD_CPR_IE	LCD charge pump power ready interrupt enable. 0 = Disable 1 = Enable	0x00
5	rw	LCD_UDC_IE	LCD update display data completed interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	LCD_SOF_IE	LCD start of frame interrupt enable. 0 = Disable 1 = Enable	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	LCD_IEA	LCD interrupt all enable. When disables, the LCD global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

## 1.34.3. LCD clock source register

LCD_CLK		LCD clock source register					
Offset Address :		0x08		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved					Reserved	LCD_CK_BDIV[1:0]	
23	22	21	20	19	18	17	16
Reserved				LCD_CK_PSC[4:0]			
15	14	13	12	11	10	9	8
Reserved	LCD_CK_PDIV[2:0]			Reserved	LCD_CK_DIV[2:0]		
7	6	5	4	3	2	1	0
Reserved		LCD_CK_CDIV[1:0]		LCD_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25..24	rw	LCD_CK_BDIV	LCD blinking clock CK_LCD_BLK divider. 0x0 = DIV4 : divided by 4 0x1 = DIV8 : divided by 8 0x2 = DIV16 : divided by 16 0x3 = DIV32 : divided by 32	0x00
23..21	-	Reserved	Reserved	0x00
20..16	rw	LCD_CK_PSC	LCD internal clock CK_LCD_PHS prescaler. The value range 1~31 is indicated divider 2~32. The value 0 is invalid.	0x00
15	-	Reserved	Reserved	0x00
14..12	rw	LCD_CK_PDIV	LCD input clock CK_LCD_PR divider. 0x0 = DIV8 : divided by 8 0x1 = DIV16 : divided by 16 0x2 = DIV32 : divided by 32 0x3 = DIV64 : divided by 64 0x4 = DIV128 : divided by 128 0x5 = DIV256 : divided by 256 0x6 = DIV512 : divided by 512 0x7 = DIV1024 : divided by 1024	0x00
11	-	Reserved	Reserved	0x00
10..8	rw	LCD_CK_DIV	LCD internal clock CK_LCD_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	LCD_CK_CDIV	LCD charge pump clock selection. The value range 0~3 is indicated divider 1, 2, 3, 4 from CK_LS. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV3 : divided by 3 0x3 = DIV4 : divided by 4	0x00
3..2	rw	LCD_CK_SEL	LCD input clock CK_LCD source select. 0x0 = CK_LS 0x1 = NCO_P0 0x2 = PROC : CK_LCD_PR process clock from CSC 0x3 = TM01_TRGO	0x00
1..0	-	Reserved	Reserved	0x00

#### 1.34.4. LCD control register 0

LCD_CR0				LCD control register 0			
Offset Address :				0x10	Reset Value :		0x00000000
31	30	29	28	27	26	25	24
Reserved	Reserved			LCD_DT_PW[3:0]			
23	22	21	20	19	18	17	16
Reserved		LCD_S1_SEL[1:0]		Reserved		LCD_S0_SEL[1:0]	
15	14	13	12	11	10	9	8
Reserved	LCD_DUTY[2:0]			LCD_RL_SEL	Reserved	LCD_BIAS[1:0]	
7	6	5	4	3	2	1	0
LCD_CS_INV	LCD_DT_MDS	LCD_FRM_MDS	Reserved	Reserved	LCD_VS_SEL[1:0]		LCD_EN

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	-	Reserved	Reserved	0x00



27..24	rw	<b>LCD_DT_PW</b>	LCD output dead time period width. During the dead time, all COM and SEG pins are driven to ground. The value range 0 ~ 15 is indicated the dead time duration is 0 ~ 15 unit. The unit is one CK_LCD_PHS (LCD phase period) if LCD_DT_MDS selects 'Frame' or one CK_LCD_INT period if LCD_DT_MDS selects 'Duty'.	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	rw	<b>LCD_S1_SEL</b>	LCD_S1 output signal select. This signal is one of the source signal of MF_S1. It can be using by settting in APB_MF1_MUX. 0x0 = OUT1 : Internal using 0x1 = PCKI : Internal using 0x2 = RMODE : Internal using 0x3 = PGO : Internal using	0x00
19..18	-	<b>Reserved</b>	Reserved	0x00
17..16	rw	<b>LCD_S0_SEL</b>	LCD_S0 output signal select. This signal is one of the source signal of MF_S0. It can be using by settting in APB_MF0_MUX. 0x0 = PMP : Internal using 0x1 = PHS : CK_LCD_PHS 0x2 = FRM : CK_LCD_FRM 0x3 = INT : CK_LCD_INT	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14..12	rw	<b>LCD_DUTY</b>	LCD duty cycle select bits. 0x0 = Static : Static duty 0x1 = D12 : 1/2 duty 0x2 = D13 : 1/3 duty 0x3 = D14 : 1/4 duty 0x4 = D15 : 1/5 duty 0x5 = D16 : 1/6 duty 0x6 = D17 : 1/7 duty 0x7 = D18 : 1/8 duty	0x00
11	rw	<b>LCD_RL_SEL</b>	LCD reference voltage resister ladder selection. 0x0 = INT : select internal resister ladder 0x1 = EXT : select external resister ladder	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>LCD_BIAS</b>	LCD bias voltage select bits. 0x0 = Static 0x1 = B12 : Bias 1/2 0x2 = B13 : Bias 1/3 0x3 = B14 : Bias 1/4	0x00
7	rw	<b>LCD_CS_INV</b>	LCD COM/SEG waveform phase inverse enable. 0 = Normal 1 = Inverse	0x00
6	rw	<b>LCD_DT_MDS</b>	LCD output dead time mode selection. When LCD_FRM_MDS selects 'TYPEB', this bit is only able to set 'Frame'. 0 = Frame : insert dead time between two Frame cycle 1 = Duty : insert dead time between two Duty cycle	0x00
5	rw	<b>LCD_FRM_MDS</b>	LCD frame control mode selection. 0 = TYPEA : Type-A frame control mode 1 = TYPEB : Type-B frame control mode	0x00
4	-	<b>Reserved</b>	Reserved	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2..1	rw	<b>LCD_VS_SEL</b>	LCD bias power source selection. 0x0 = Off : No power 0x1 = AVDD : Internal voltage source (from VDD) 0x2 = EXT : External voltage source (from LCD_VT) 0x3 = CP : Internal charge pump	0x00
0	rw	<b>LCD_EN</b>	LCD module enable bit. When this bit is set 'Disable', all the LCD_Pn outputs are disabled. 0 = Disable 1 = Enable	0x00

## 1.34.5. LCD control register 1

<b>LCD_CR1</b>	<b>LCD control register 1</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved					LCD_DRV_PW[2:0]		
23	22	21	20	19	18	17	16
Reserved				LCD_VT_SEL[3:0]			
15	14	13	12	11	10	9	8
Reserved	LCD_V3_CTL	Reserved	LCD_V2_CTL	Reserved	LCD_V1_CTL	Reserved	LCD_VT_CTL
7	6	5	4	3	2	1	0
LCD_CP_SYNC	LCD_OFF_CTL	Reserved	LCD_DRV_MDS	Reserved	LCD_OVD_DIS	LCD_CP_EN	Reserved

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26..24	rw	LCD_DRV_PW	LCD drive high strength pulse width. When LCD_DRV_MDS is set 'Normal', this register is written to define the drive high pulse duration in terms of CK_LCD_INT pulses. The value range 0 ~ 7 is indicated the drive high pulse duration is 0 ~ 7.	0x00
23..20	-	Reserved	Reserved	0x00
19..16	rw	LCD_VT_SEL	LCD power top voltage select. When LCD_VS_SEL is selected internal charge pump, these bits can select internal power source output top voltage for contrast control. Refer the related device data sheet for more information. 0x0 = LVL0 : Minimum vltage 0x1 = LVL1 0x2 = LVL2 0x3 = LVL3 0x4 = LVL4 0x5 = LVL5 0x6 = LVL6 0x7 = LVL7 0x8 = LVL8 0x9 = LVL9 0xA = LVL10 0xB = LVL11 0xC = LVL12 0xD = LVL13 0xE = LVL14 : Maximum voltage 0xF = Reserved	0x00
15	-	Reserved	Reserved	0x00
14	rw	LCD_V3_CTL	LCD voltage rail LCD_V3 pin connection control. 0 = NC : No pin connection 1 = Pin1 : Connect to pin	0x00
13	-	Reserved	Reserved	0x00
12	rw	LCD_V2_CTL	LCD voltage rail LCD_V2 pin connection control. 0 = NC : No pin connection 1 = Pin1 : Connect to pin	0x00
11	-	Reserved	Reserved	0x00
10	rw	LCD_V1_CTL	LCD voltage rail LCD_V1 pin connection control. 0 = NC : No pin connection 1 = Pin1 : Connect to pin	0x00
9	-	Reserved	Reserved	0x00
8	rw	LCD_VT_CTL	LCD voltage rail LCD_VT pin connection control. 0 = NC : No pin connection 1 = Pin1 : Connect to pin	0x00
7	rw	LCD_CP_SYNC	LCD charge pump counter synchronization enable bit. When this bit is set 'Enable', the charge pump counter counting start is synchronized to COM/SEG control timing. 0 = Disable	0x00

			1 = Enable	
6	rw	<b>LCD_OFF_CTL</b>	LCD off state LCD pin control. When this bit selects 'Hiz', the LCD_Pn outputs are set to tri-state. When this bit selects 'Low', the LCD_Pn outputs are set to low level. 0 = Hiz : Tri-State 1 = Low : Output Low	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>LCD_DRV_MDS</b>	LCD drive strength mode selection. When this bit is set 'Normal', the LCD_DRV_PW is used to define the drive high pulse duration. When this bit is set 'High', the drive strength is always forced to drive high. 0 = Normal : enable a high resistance 1 = High : enable a low resistance	0x00
3	-	<b>Reserved</b>	Reserved	0x00
2	rw	<b>LCD_OVD_DIS</b>	LCD over voltage detection enable bit. It must set to enable if LCD_VS_SEL is set 'CP' or 'EXT' under LCD_TOP > VDD voltage. 0 = Enable 1 = Disable	0x00
1	rw	<b>LCD_CP_EN</b>	LCD built-in charge pump enable. When enables, the GPIO PD0 and PD1 will be forced to switch to do as LCD_C1 and LCD_C2 connections. The LCD_BIAS must be initialed before this bit is enabled. 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.34.6. LCD control register 2

<b>LCD_CR2</b>	<b>LCD control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>LCD_CP_CNT[6:0]</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>			<b>LCD_BCNT[4:0]</b>				
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>Reserved</b>	<b>LCD_SEG_OFF</b>	<b>Reserved</b>	<b>LCD_BLK_MDS</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>					<b>Reserved</b>	<b>LCD_MEM_CLR</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30..24	rw	<b>LCD_CP_CNT</b>	LCD charge pump charging counter value. This counter is counting by CK_LS clock input. When the LCD power source selects built-in charge pump in LCD_VS_SEL, the charge pump power will be hold and disable the charge pump voltage detector after the charging time is reached this counter setting. The value range 1 ~ 127 is indicated the charge pump duration is 2 ~ 128 CK_LS clock time. The value 0 is indicated always charging. The value only can change from default 0 to other value when LCD_EN has set 'Enable'.	0x00
23..21	-	<b>Reserved</b>	Reserved	0x00
20..16	rw	<b>LCD_BCNT</b>	LCD blinking maximum frame counter value. The frame counter will start at 0 and be automatically increased by 1 at each frame end. When the frame counter reaches this register value, it will resets and restarts from 0. The LCD display will toggle the blinking display if the LCD_BLK_MDS is not setting 'Disable'.	0x00
15..12	-	<b>Reserved</b>	Reserved	0x00

11	-	Reserved	Reserved	0x00
10	rw	LCD_SEG_OFF	LCD segments all off enable bit. When selects 'Off', the chip will turn off all segment lines to dot off timing. When selects 'On', all LCD segment lines are turning on or off according to their corresponding memory data. 0 = On 1 = Off	0x00
9	-	Reserved	Reserved	0x00
8	rw	LCD_BLK_MDS	LCD blinking mode selection. 0x0 = Disable 0x1 = All : Blinking all dots on all SEGs for all COMs	0x00
7..3	-	Reserved	Reserved	0x00
2	-	Reserved	Reserved	0x00
1	rw	LCD_MEM_CLR	LCD display memory clear enable bit. When enables, the chip will clear all LCD display memory LCD_Mn registers except those registers are used to assign COM line index. The bit is automatically reset when the LCD memory is cleared. (set by software and clear by hardware) 0 = No : no effect 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.34.7. LCD COM SEG select register 0

<b>LCD_MUX0</b>	<b>LCD COM SEG select register 0</b>
Offset Address :	0x20
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_CS31	LCD_CS30	LCD_CS29	LCD_CS28	LCD_CS27	LCD_CS26	LCD_CS25	LCD_CS24
23	22	21	20	19	18	17	16
LCD_CS23	LCD_CS22	LCD_CS21	LCD_CS20	LCD_CS19	LCD_CS18	LCD_CS17	LCD_CS16
15	14	13	12	11	10	9	8
LCD_CS15	LCD_CS14	LCD_CS13	LCD_CS12	LCD_CS11	LCD_CS10	LCD_CS9	LCD_CS8
7	6	5	4	3	2	1	0
LCD_CS7	LCD_CS6	LCD_CS5	LCD_CS4	LCD_CS3	LCD_CS2	LCD_CS1	LCD_CS0

Bit	Attr	Bit Name	Description	Reset
31	rw	LCD_CS31	LCD_P31 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
30	rw	LCD_CS30	LCD_P30 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
29	rw	LCD_CS29	LCD_P29 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
28	rw	LCD_CS28	LCD_P28 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
27	rw	LCD_CS27	LCD_P27 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
26	rw	LCD_CS26	LCD_P26 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line	0x00

			1 = COM : Common line	
25	rw	<b>LCD_CS25</b>	LCD_P25 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
24	rw	<b>LCD_CS24</b>	LCD_P24 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
23	rw	<b>LCD_CS23</b>	LCD_P23 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
22	rw	<b>LCD_CS22</b>	LCD_P22 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
21	rw	<b>LCD_CS21</b>	LCD_P21 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
20	rw	<b>LCD_CS20</b>	LCD_P20 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
19	rw	<b>LCD_CS19</b>	LCD_P19 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
18	rw	<b>LCD_CS18</b>	LCD_P18 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
17	rw	<b>LCD_CS17</b>	LCD_P17 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
16	rw	<b>LCD_CS16</b>	LCD_P16 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
15	rw	<b>LCD_CS15</b>	LCD_P15 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
14	rw	<b>LCD_CS14</b>	LCD_P14 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
13	rw	<b>LCD_CS13</b>	LCD_P13 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
12	rw	<b>LCD_CS12</b>	LCD_P12 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
11	rw	<b>LCD_CS11</b>	LCD_P11 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00

10	rw	<b>LCD_CS10</b>	LCD_P10 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
9	rw	<b>LCD_CS9</b>	LCD_P9 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
8	rw	<b>LCD_CS8</b>	LCD_P8 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
7	rw	<b>LCD_CS7</b>	LCD_P7 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
6	rw	<b>LCD_CS6</b>	LCD_P6 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
5	rw	<b>LCD_CS5</b>	LCD_P5 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
4	rw	<b>LCD_CS4</b>	LCD_P4 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
3	rw	<b>LCD_CS3</b>	LCD_P3 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
2	rw	<b>LCD_CS2</b>	LCD_P2 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
1	rw	<b>LCD_CS1</b>	LCD_P1 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
0	rw	<b>LCD_CS0</b>	LCD_P0 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00

### 1.34.8. LCD COM SEG select register 1

<b>LCD_MUX1</b>		<b>LCD COM SEG select register 1</b>					
Offset Address :		<b>0x24</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				<b>LCD_CS43</b>	<b>LCD_CS42</b>	<b>LCD_CS41</b>	<b>LCD_CS40</b>
7	6	5	4	3	2	1	0
<b>LCD_CS39</b>	<b>LCD_CS38</b>	<b>LCD_CS37</b>	<b>LCD_CS36</b>	<b>LCD_CS35</b>	<b>LCD_CS34</b>	<b>LCD_CS33</b>	<b>LCD_CS32</b>
Bit	Attr	Bit Name		Description			Reset

31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11	rw	LCD_CS43	LCD_P43 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
10	rw	LCD_CS42	LCD_P42 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
9	rw	LCD_CS41	LCD_P41 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
8	rw	LCD_CS40	LCD_P40 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
7	rw	LCD_CS39	LCD_P39 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
6	rw	LCD_CS38	LCD_P38 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
5	rw	LCD_CS37	LCD_P37 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
4	rw	LCD_CS36	LCD_P36 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
3	rw	LCD_CS35	LCD_P35 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
2	rw	LCD_CS34	LCD_P34 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
1	rw	LCD_CS33	LCD_P33 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00
0	rw	LCD_CS32	LCD_P32 pin as common or segment line selection. This bit is effect if the pin is as LCD function pin by GPIO AFS setting. 0 = SEG : Segment line 1 = COM : Common line	0x00

### 1.34.9. LCD display memory data register 0

LCD_MD0		LCD display memory data register 0					
Offset Address :		0x30		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
LCD_M3[7:0]							
23	22	21	20	19	18	17	16
LCD_M2[7:0]							



15	14	13	12	11	10	9	8
LCD_M1[7:0]							
7	6	5	4	3	2	1	0
LCD_M0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M3	LCD_P3 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M2	LCD_P2 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M1	LCD_P1 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M0	LCD_P0 pin display data bits or COM selection bits. (1) When the pin is selected as segment line by setting LCD_CS <sub>n</sub> , these bits are as LCD display data of one dot for each of COM0 to COM7 active cycle. If one bit is 0, it is meaning the dot is inactive for corresponding COM <sub>n</sub> active cycle. If one bit is 1, it is meaning the dot is active for corresponding COM <sub>n</sub> active cycle. (2) When the pin is selected as common line by setting LCD_CS <sub>n</sub> , these bits are used to enable the pin as which COM line. The least significant bit is mapping to COM0 and most significant bit is mapping to COM7. When the corresponding bit is set 1, it indicates the pin is enabled as the corresponding COM line. (LCD_CS <sub>n</sub> bit is used for the related LCD_P <sub>n</sub> pin)	0x00

#### 1.34.10. LCD display memory data register 1

<b>LCD_MD1</b>	<b>LCD display memory data register 1</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M7[7:0]							
23	22	21	20	19	18	17	16
LCD_M6[7:0]							
15	14	13	12	11	10	9	8
LCD_M5[7:0]							
7	6	5	4	3	2	1	0
LCD_M4[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M7	LCD_P7 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M6	LCD_P5 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M5	LCD_P5 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M4	LCD_P4 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

#### 1.34.11. LCD display memory data register 2

<b>LCD_MD2</b>	<b>LCD display memory data register 2</b>
Offset Address :	0x38
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M11[7:0]							
23	22	21	20	19	18	17	16
LCD_M10[7:0]							
15	14	13	12	11	10	9	8



LCD_M9[7:0]							
7	6	5	4	3	2	1	0
LCD_M8[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M11	LCD_P11 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M10	LCD_P10 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M9	LCD_P9 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M8	LCD_P8 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

### 1.34.12. LCD display memory data register 3

<b>LCD_MD3</b>	<b>LCD display memory data register 3</b>
Offset Address :	0x3C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M15[7:0]							
23	22	21	20	19	18	17	16
LCD_M14[7:0]							
15	14	13	12	11	10	9	8
LCD_M13[7:0]							
7	6	5	4	3	2	1	0
LCD_M12[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M15	LCD_P15 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M14	LCD_P14 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M13	LCD_P13 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M12	LCD_P12 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

### 1.34.13. LCD display memory data register 4

<b>LCD_MD4</b>	<b>LCD display memory data register 4</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M19[7:0]							
23	22	21	20	19	18	17	16
LCD_M18[7:0]							
15	14	13	12	11	10	9	8
LCD_M17[7:0]							
7	6	5	4	3	2	1	0
LCD_M16[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M19	LCD_P19 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M18	LCD_P18 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M17	LCD_P17 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

7..0	rw	<b>LCD_M16</b>	LCD_P16 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
------	----	----------------	---	------

#### 1.34.14. LCD display memory data register 5

LCD_MD5	LCD display memory data register 5		
Offset Address :	0x44	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>LCD_M23[7:0]</b>							
23	22	21	20	19	18	17	16
<b>LCD_M22[7:0]</b>							
15	14	13	12	11	10	9	8
<b>LCD_M21[7:0]</b>							
7	6	5	4	3	2	1	0
<b>LCD_M20[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>LCD_M23</b>	LCD_P23 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	<b>LCD_M22</b>	LCD_P22 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	<b>LCD_M21</b>	LCD_P21 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	<b>LCD_M20</b>	LCD_P20 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

#### 1.34.15. LCD display memory data register 6

LCD_MD6	LCD display memory data register 6		
Offset Address :	0x48	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>LCD_M27[7:0]</b>							
23	22	21	20	19	18	17	16
<b>LCD_M26[7:0]</b>							
15	14	13	12	11	10	9	8
<b>LCD_M25[7:0]</b>							
7	6	5	4	3	2	1	0
<b>LCD_M24[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>LCD_M27</b>	LCD_P27 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	<b>LCD_M26</b>	LCD_P26 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	<b>LCD_M25</b>	LCD_P25 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	<b>LCD_M24</b>	LCD_P24 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

#### 1.34.16. LCD display memory data register 7

LCD_MD7	LCD display memory data register 7		
Offset Address :	0x4C	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>LCD_M31[7:0]</b>							
23	22	21	20	19	18	17	16

LCD_M30[7:0]							
15	14	13	12	11	10	9	8
LCD_M29[7:0]							
7	6	5	4	3	2	1	0
LCD_M28[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M31	LCD_P31 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M30	LCD_P30 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M29	LCD_P29 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M28	LCD_P28 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

### 1.34.17. LCD display memory data register 8

LCD_MD8		LCD display memory data register 8	
Offset Address :	0x50	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M35[7:0]							
23	22	21	20	19	18	17	16
LCD_M34[7:0]							
15	14	13	12	11	10	9	8
LCD_M33[7:0]							
7	6	5	4	3	2	1	0
LCD_M32[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M35	LCD_P35 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M34	LCD_P34 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	LCD_M33	LCD_P33 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	LCD_M32	LCD_P32 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

### 1.34.18. LCD display memory data register 9

LCD_MD9		LCD display memory data register 9	
Offset Address :	0x54	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
LCD_M39[7:0]							
23	22	21	20	19	18	17	16
LCD_M38[7:0]							
15	14	13	12	11	10	9	8
LCD_M37[7:0]							
7	6	5	4	3	2	1	0
LCD_M36[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	LCD_M39	LCD_P39 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	LCD_M38	LCD_P38 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

15..8	rw	<b>LCD_M37</b>	LCD_P37 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	<b>LCD_M36</b>	LCD_P36 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

### 1.34.19. LCD display memory data register 10

LCD_MD10	LCD display memory data register 10		
Offset Address :	0x58	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>LCD_M43[7:0]</b>							
23	22	21	20	19	18	17	16
<b>LCD_M42[7:0]</b>							
15	14	13	12	11	10	9	8
<b>LCD_M41[7:0]</b>							
7	6	5	4	3	2	1	0
<b>LCD_M40[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	rw	<b>LCD_M43</b>	LCD_P43 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
23..16	rw	<b>LCD_M42</b>	LCD_P42 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
15..8	rw	<b>LCD_M41</b>	LCD_P41 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00
7..0	rw	<b>LCD_M40</b>	LCD_P40 pin display data bits or COM selection bits. Refer the register description of LCD_M0 for detail information.	0x00

## 1.34.20. LCD Register Map

LCD Register Map

Register Number = 19

0	LCD_DEF	0	LCD_IEA	0	Reserved	0	LCD_EN	0	Reserved	0	Reserved	0	LCD_CS0	0	LCD_CS32	0
1	LCD_PRODYF	0	Reserved	0	LCD_VS_SEL[1:0]	0	LCD_CP_EN	0	LCD_MEM_CLR	0	LCD_CS1	0	LCD_CS3	0	LCD_CS33	0
2	Reserved	0		Reserved	0	LCD_OVD_DIS	0	Reserved	0	LCD_CS2	0	LCD_CS2	0	LCD_CS34	0	LCD_CS34
3	Reserved	0	LCD_CK_SEL[1:0]	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS3	0	LCD_CS3	0	LCD_CS35	0
4	LCD_SOF	0	LCD_SOF_IE	0	Reserved	0	LCD_DRV_MDS	0	LCD_CS4	0	LCD_CS4	0	LCD_CS4	0	LCD_CS36	0
5	LCD_UDCF	0	LCD_UDC_IE	0	Reserved	0	Reserved	0	LCD_CS5	0	LCD_CS5	0	LCD_CS5	0	LCD_CS37	0
6	LCD_CPRF	0	LCD_CPR_IE	0	Reserved	0	LCD_DT_MDS	0	LCD_CS6	0	LCD_CS6	0	LCD_CS6	0	LCD_CS38	0
7	Reserved	0	Reserved	0	Reserved	0	LCD_CS_INV	0	LCD_CP_SYNC	0	LCD_CS7	0	LCD_CS7	0	LCD_CS39	0
8	LCD_BLKONF	0	LCD_BLKON_IE	0	LCD_CK_CDIV [1:0]	0	LCD_VT_CTL	0	LCD_BLK_MDS	0	LCD_CS8	0	LCD_CS8	0	LCD_CS40	0
9	LCD_BLKOFF	0	LCD_BLKOFF_IE	0	LCD_CK_DIV[2:0]	0	LCD_BIAS[1:0]	0	Reserved	0	LCD_CS9	0	LCD_CS9	0	LCD_CS41	0
10	Reserved	0	Reserved	0	Reserved	0	LCD_V1_CTL	0	LCD_SEG_OFF	0	LCD_CS10	0	LCD_CS10	0	LCD_CS42	0
11		0		Reserved	0	Reserved	0	LCD_CS11	0	LCD_CS11	0	LCD_CS43	0			
12		0		LCD_RL_SEL	0	Reserved	0	LCD_CS12	0	LCD_CS12	0	Reserved	0			
13	0	LCD_CK_PDIV [2:0]	0	LCD_DUTY[2:0]	0	Reserved	0	LCD_CS13	0	LCD_CS13	0					
14	0	Reserved	0	Reserved	0	LCD_V3_CTL	0	LCD_CS14	0	LCD_CS14	0					
15	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS15	0	LCD_CS15	0	LCD_CS15	0
16		0	Reserved	0	LCD_S0_SEL[1:0]	0	LCD_VT_SEL[3:0]	0	LCD_CS16	0	LCD_CS16	0				
17		0		0	LCD_VT_SEL[3:0]	0	LCD_CS17	0	LCD_CS17	0						
18	0	0		Reserved	0	LCD_CS18	0	LCD_CS18	0							
19	0	0	Reserved	0	LCD_S1_SEL[1:0]	0	Reserved	0	LCD_CS19	0	LCD_CS19	0	LCD_CS19	0	LCD_CS19	0
20	0	0		0	0	LCD_CS20		0	LCD_CS20	0						
21	0	0		0	0	LCD_CS21		0	LCD_CS21	0						
22	0	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS22	0	LCD_CS22	0	LCD_CS22	0	LCD_CS22	0
23	Reserved	0	Reserved	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS23	0	LCD_CS23	0	LCD_CS23	0
24		0		LCD_CK_BDIV [1:0]	0	LCD_CS24		0	LCD_CS24	0						
25		0		Reserved	0	LCD_CS25		0	LCD_CS25	0						
26	0	0	Reserved	0	LCD_DT_PW[3:0]	0	LCD_CS26	0	LCD_CS26	0	LCD_CS26	0	LCD_CS26	0	LCD_CS26	0
27	0	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS27	0	LCD_CS27	0	LCD_CS27	0	LCD_CS27	0
28	0	0		0		LCD_CS28		0	LCD_CS28	0						
29	0	0		0		LCD_CS29		0	LCD_CS29	0						
30	Reserved	0	Reserved	0	Reserved	0	Reserved	0	LCD_CS30	0	LCD_CS30	0	LCD_CS30	0	LCD_CS30	0
31		0		0		0		LCD_CS31	0	LCD_CS31	0	LCD_CS31	0			
Offset	Register															
	LCD_STA	0x00000000	LCD_INT	0x00000000	LCD_CLK	0x00000000	LCD_CR0	0x00000000	LCD_CR1	0x00000000	LCD_CR2	0x00000000	LCD_MUX0	0x00000000	LCD_MUX1	0x00000000

0x30	LCD_MD0	LCD_M0[7:0]	LCD_M1[7:0]	LCD_M2[7:0]	LCD_M3[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x34	LCD_MD1	LCD_M4[7:0]	LCD_M5[7:0]	LCD_M6[7:0]	LCD_M7[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x38	LCD_MD2	LCD_M8[7:0]	LCD_M9[7:0]	LCD_M10[7:0]	LCD_M11[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x3C	LCD_MD3	LCD_M12[7:0]	LCD_M13[7:0]	LCD_M14[7:0]	LCD_M15[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x40	LCD_MD4	LCD_M16[7:0]	LCD_M17[7:0]	LCD_M18[7:0]	LCD_M19[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x44	LCD_MD5	LCD_M20[7:0]	LCD_M21[7:0]	LCD_M22[7:0]	LCD_M23[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x48	LCD_MD6	LCD_M24[7:0]	LCD_M25[7:0]	LCD_M26[7:0]	LCD_M27[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x4C	LCD_MD7	LCD_M28[7:0]	LCD_M29[7:0]	LCD_M30[7:0]	LCD_M31[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0x50	LCD_MD8	LCD_M32[7:0]	LCD_M33[7:0]	LCD_M34[7:0]	LCD_M35[7:0]
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0

0x54	LCD_MD9	LCD_M39[7:0]	LCD_M38[7:0]	LCD_M37[7:0]	LCD_M36[7:0]
Reset	0x00000000	00000000	00000000	00000000	00000000
0x58	LCD_MD10	LCD_M43[7:0]	LCD_M42[7:0]	LCD_M41[7:0]	LCD_M40[7:0]
Reset	0x00000000	00000000	00000000	00000000	00000000

## 1.35. OPA Control Registers

<b>OPA Control</b>	<b>(OPA) Operational Amplifier Controller</b>
Base Address :	<b>0x5A080000</b>

## 1.35.1. OPA OPA-0 control register

OPA_CR0	OPA OPA-0 control register		
Offset Address :	0x10	Reset Value :	0x00000002

31	30	29	28	27	26	25	24
Reserved		OPA_OP0_OFFT[5:0]					
23	22	21	20	19	18	17	16
Reserved		Reserved		Reserved		Reserved	Reserved
15	14	13	12	11	10	9	8
Reserved		OPA_OP0_NMUX[1:0]		Reserved		OPA_OP0_PMUX[1:0]	
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	OPA_OP0_LPEN	OPA_OP0_CCEN	OPA_OP0_EN

Bit	Attr	Bit Name	Description	Reset
31..30	-	Reserved	Reserved	0x00
29..24	rw	OPA_OP0_OFFT	OP0 input offset adjust bits. Value 0x20 sets as trimming base and is no adjustment. Value 0x21 to 0x3F set to adjust range from +1 to +15 steps. Value 0x1F to 0x00 set to adjust range from -1 to -16 steps. (The default value is loaded from CFG OR after Cold reset)	0x00
23..22	-	Reserved	Reserved	0x00
21..20	-	Reserved	Reserved	0x00
19..18	-	Reserved	Reserved	0x00
17	-	Reserved	Reserved	0x00
16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	OPA_OP0_NMUX	OP0 Analog input negative channel selection. 0x0 = VBUF 0x1 = OP0_I1 0x2 = OP0_P0 0x3 = Reserved	0x00
11..10	-	Reserved	Reserved	0x00
9..8	rw	OPA_OP0_PMUX	OP0 Analog input positive channel selection. 0x0 = VBUF 0x1 = OP0_I0 0x2 = PGA_P0 0x3 = Reserved	0x00
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	rw	OPA_OP0_LPEN	OP0 low power mode enable. 0 = Disable 1 = Enable	0x00
1	rw	OPA_OP0_CCEN	OP0 compensation capacitor enable bit. 0 = Disable 1 = Enable	0x01
0	rw	OPA_OP0_EN	OPA OP0 power-on enable bit. When disables, it will force the OPA output low. 0 = Disable 1 = Enable	0x00



## 1.35.2. OPA Register Map

OPA Register Map

Register Number = 1

0	OPA_OP0_EN	0
1	OPA_OP0_CCEN	1
2	OPA_OP0_LPEN	0
3	Reserved	0
4	Reserved	0
5	Reserved	0
6	Reserved	0
7	Reserved	0
8	OPA_OP0_PMUX [1:0]	0
9	Reserved	0
10		0
11		0
12	OPA_OP0_NMUX [1:0]	0
13	Reserved	0
14		0
15		0
16	Reserved	0
17	Reserved	0
18	Reserved	0
19		0
20		0
21	Reserved	0
22	Reserved	0
23		0
24		0
25	OPA_OP0_OFFT [5:0]	0
26		0
27		0
28		0
29		0
30	Reserved	0
31		0
Offset	Register	Reset
	OPA_CR0	0x00000002

## 1.36. ADC0 Control Registers

<b>ADC0 Control</b>	<b>(ADC0) Analog-to-Digital Converter Control Module-0</b>
Base Address :	<b>0x5B000000</b>

## 1.36.1. ADC0 status register

ADC0_STA	ADC0 status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				Reserved	Reserved	Reserved	ADC0_POF
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
ADC0_SUMOVRF	ADC0_SUMCF	ADC0_SUMOF	Reserved	Reserved	ADC0_WDHF	ADC0_WDIF	ADC0_WDLF
7	6	5	4	3	2	1	0
ADC0_OVRF	Reserved	ADC0_ESCNVF	Reserved	ADC0_E1CNVF	ADC0_ESMPF	Reserved	ADC0_SOCF

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	rw	ADC0_POF	ADC PGA offset calibration status bit.	0x00
23..16	-	Reserved	Reserved	0x00
15	rw	ADC0_SUMOVRF	ADC data sum-0,1,2 register overrun flag. When clears this flag, also it clears all the ADC0_SUMn_OVRF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
14	rw	ADC0_SUMCF	ADC data sum-0,1,2 accumulation complete flag. When clears this flag, also it clears all the ADC0_SUMn_CF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
13	rw	ADC0_SUMOF	ADC data sum-0,1,2 accumulation overflow or underflow flag. When clears this flag, also it clears all the ADC0_SUMn_OF(n=0~3) and ADC0_SUMn_UF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	rw	ADC0_WDHF	ADC voltage window detect outside high event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
9	rw	ADC0_WDIF	ADC voltage window detect inside event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
8	rw	ADC0_WDLF	ADC voltage window detect outside low event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
7	rw	ADC0_OVRF	ADC conversion overrun event flag. When clears this flag, also it clears all the ADC0_DATn_OVRF(n=0~3) flags. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00

6	-	Reserved	Reserved	0x00
5	rw	ADC0_ESCNVF	ADC channel scan conversion end flag. This bit is set at the end of the conversion of a sequence channel scan. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	-	Reserved	Reserved	0x00
3	rw	ADC0_E1CNVF	ADC one-time conversion end flag. This bit is set at the end of each conversion of a channel and a new data result is available in the ADC0_DAT0. When clears this flag, also it clears the ADC0_DAT0_CF flags and ready to receive next data. (set by hardware and clear by software write 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	ADC0_ESMPF	ADC sampling end flag. This bit is set at the end of the sampling phase. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	-	Reserved	Reserved	0x00
0	r	ADC0_SOCF	ADC conversion status. This bit will be active during ADC start conversion to ADC conversion ready period. (set and clear by hardware)	0x00

### 1.36.2. ADC0 interrupt enable register

<b>ADC0_INT</b>	<b>ADC0 interrupt enable register</b>
Offset Address :	0x04
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
ADC0_SUMOVR_IE	ADC0_SUMC_IE	ADC0_SUMO_IE	Reserved		ADC0_WDH_IE	ADC0_WDI_IE	ADC0_WDL_IE
7	6	5	4	3	2	1	0
ADC0_OVR_IE	Reserved	ADC0_ESCNV_IE	Reserved	ADC0_E1CNV_IE	ADC0_ESMP_IE	Reserved	ADC0_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	rw	ADC0_SUMOVR_IE	ADC data sum-0,1,2 overrun event interrupt enable. 0 = Disable 1 = Enable	0x00
14	rw	ADC0_SUMC_IE	ADC data sum-0,1,2 accumulation complete interrupt enable. 0 = Disable 1 = Enable	0x00
13	rw	ADC0_SUMO_IE	ADC data sum-0,1,2 accumulation overflow or underflow interrupt enable. 0 = Disable 1 = Enable	0x00
12..11	-	Reserved	Reserved	0x00
10	rw	ADC0_WDH_IE	ADC voltage window detect outside high event interrupt enable. 0 = Disable 1 = Enable	0x00
9	rw	ADC0_WDI_IE	ADC voltage window detect inside event interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	ADC0_WDL_IE	ADC voltage window detect outside low event interrupt enable. 0 = Disable	0x00

			1 = Enable	
7	rw	ADC0_OVR_IE	ADC conversion overrun event interrupt enable. 0 = Disable 1 = Enable	0x00
6	-	Reserved	Reserved	0x00
5	rw	ADC0_ESCNV_IE	ADC channel scan conversion end interrupt enable. 0 = Disable 1 = Enable	0x00
4	-	Reserved	Reserved	0x00
3	rw	ADC0_E1CNV_IE	ADC one-time conversion end interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	ADC0_ESMP_IE	ADC sampling end interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	ADC0_IEA	ADC interrupt all enable. When disables, the ADC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.36.3. ADC0 clock source register

<b>ADC0_CLK</b>	<b>ADC0 clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
ADC0_SCNT[3:0]				Reserved		ADC0_CK_SDIV[1:0]	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved		ADC0_CK_DLY[1:0]		ADC0_CK_DIV2[1:0]		ADC0_CK_SEL2[1:0]	
7	6	5	4	3	2	1	0
Reserved		ADC0_CK_DIV[1:0]		Reserved		Reserved	Reserved

Bit	Attr	Bit Name	Description	Reset
31..28	rw	ADC0_SCNT	ADC power-on start up counter. This register is only valid when auto power-off mode is enabled (ADC0_AUTOFF_EN=1). The value range 0~15 is indicated counter initial value 0~15.	0x00
27..26	-	Reserved	Reserved	0x00
25..24	rw	ADC0_CK_SDIV	ADC power-on start up counter clock divider. This divider is used to divide the input clock CK_ADCx_PR to output as the start up counter clock. 0x0 = DIV1 : divided by 1 0x1 = DIV4 : divided by 4 0x2 = DIV16 : divided by 16 0x3 = DIV32 : divided by 32	0x00
23..16	-	Reserved	Reserved	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	ADC0_CK_DLY	ADC sampling clock phase delay select. 0x0 = No : No delay 0x1 = DLY : One step delay 0x2 = INV : Clock invert 0x3 = IDLY : Clock invert with one step delay	0x00
11..10	rw	ADC0_CK_DIV2	ADC input clock CK_PLL divider. 0x0 = DIV2 : divided by 2 0x1 = DIV4 : divided by 4 0x2 = DIV5 : divided by 5 0x3 = DIV6 : divided by 6	0x00

9..8	rw	<b>ADC0_CK_SEL2</b>	ADC internal sampling clock CK_ADC_INT source select. 0x0 = CK_ADC 0x1 = CK_PLL 0x2 = TM00_TRGO (only accept TM00_TRGO_UEV, TM00_TRGO_UEV2) 0x3 = TM01_TRGO (only accept TM01_TRGO_UEV, TM01_TRGO_UEV2)	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>ADC0_CK_DIV</b>	ADC internal clock CK_ADC0_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV16 : divided by 16	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	-	<b>Reserved</b>	Reserved	0x00

#### 1.36.4. ADC0 window detect threshold register

<b>ADC0_WINDTH</b>	<b>ADC0 window detect threshold register</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>ADC0_WIND_HT[11:8]</b>			
23	22	21	20	19	18	17	16
<b>ADC0_WIND_HT[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>ADC0_WIND_LT[11:8]</b>			
7	6	5	4	3	2	1	0
<b>ADC0_WIND_LT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27..16	rw	<b>ADC0_WIND_HT</b>	ADC voltage window detect higher threshold	0x0000
15..12	-	<b>Reserved</b>	Reserved	0x00
11..0	rw	<b>ADC0_WIND_LT</b>	ADC Voltage window detect lower threshold	0x0000

#### 1.36.5. ADC0 control register 0

<b>ADC0_CR0</b>	<b>ADC0 control register 0</b>
Offset Address :	Reset Value :

31	30	29	28	27	26	25	24
<b>ADC0_DMA_EN</b>	<b>ADC0_DMA_DSIZE</b>	<b>ADC0_DMA_MDS</b>	<b>Reserved</b>				
23	22	21	20	19	18	17	16
<b>ADC0_SMP_SEL[7:0]</b>							
15	14	13	12	11	10	9	8
<b>ADC0_LIM_MDS[1:0]</b>			<b>Reserved</b>	<b>ADC0_CH_CHG</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
7	6	5	4	3	2	1	0
<b>ADC0_RES_SEL[1:0]</b>		<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>ADC0_WAIT_EN</b>	<b>ADC0_AUTOFF_EN</b>	<b>ADC0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>ADC0_DMA_EN</b>	Direct memory access enable. When enables, hardware can get the ADC sampling data and send to DMA. For normal operation, the ADC sampling clock frequency must be slow under 1/4 ratio of AHB clock frequency. 0 = Disable 1 = Enable	0x00
30	rw	<b>ADC0_DMA_DSIZE</b>	ADC data size for direct memory access. When selects 16Bit,	0x00

			chip will transfer the bit[15:0] of ADC0_DAT0 for DMA transmission. When selects 32Bit, chip will transfer all 32-bit of ADC0_DAT0 for DMA transmission. 0 = 32Bit 1 = 16Bit	
29	rw	ADC0_DMA_MDS	E1CNVF flag asserted mode select for direct memory access. When selects 'Disable', the E1CNVF flag will be masked after ADC conversion end. When selects 'Keep', the E1CNVF flag will be asserted after ADC conversion end. Also the interrupt will be generated if the related interrupt enable bit is enabled. 0 = Disable 1 = Keep	0x00
28..24	-	Reserved	Reserved	0x00
23..16	rw	ADC0_SMP_SEL	ADC sampling time select from 0T clock to 255T clocks. Value 0 indicates 0T clock.	0x00
15..14	rw	ADC0_LIM_MDS	ADC output code spike limit function select 0x0 = No operation 0x1 = Skip 0x2 = Clamp 0x3 = Reserved	0x00
13..12	-	Reserved	Reserved	0x00
11	rw	ADC0_CH_CHG	ADC scan/loop mode channel MUX change source control. 0 = CONV : change channel at ADC conversion end 1 = SMP : change channel at ADC sampling end	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..6	rw	ADC0_RES_SEL	ADC data resolution select. register. 0x0 = 12-bit 0x1 = 10-bit 0x2 = 8-bit 0x3 = Reserved	0x00
5	-	Reserved	Reserved	0x00
4	-	Reserved	Reserved	0x00
3	-	Reserved	Reserved	0x00
2	rw	ADC0_WAIT_EN	Wait conversion mode enable for low CPU frequency . 0 = Disable 1 = Enable	0x00
1	rw	ADC0_AUTOFF_EN	Auto-off mode enable. When is enabled, ADC is automatically powered off except during active conversion phase. 0 = Disable 1 = Enable	0x00
0	rw	ADC0_EN	ADC power-on enable bit. 0 = Disable 1 = Enable	0x00

### 1.36.6. ADC0 control register 1

ADC0_CR1		ADC0 control register 1					
Offset Address :		0x14		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved			ADC0_DOS_VAL[4:0]				
23	22	21	20	19	18	17	16
Reserved		ADC0_SUM_NUM[6:0]					
15	14	13	12	11	10	9	8
Reserved				ADC0_SUM_MDS		ADC0_SOVR_MDS	ADC0_OVR_MDS
7	6	5	4	3	2	1	0
Reserved		ADC0_OUT_SEL[2:0]		ADC0_ALIGN_SEL	Reserved	ADC0_WIND_MDS	ADC0_WIND_EN

Bit	Attr	Bit Name	Description	Reset
31..29	-	<b>Reserved</b>	Reserved	0x00
28..24	rw	<b>ADC0_DOS_VAL</b>	ADC adjusted 2s complement value of digital offset adjuster.	0x00
23	-	<b>Reserved</b>	Reserved	0x00
22..16	rw	<b>ADC0_SUM_NUM</b>	ADC data sum accumulation data number. Value 0 indicates to disable accumulation and the maximum value 0x40 indicates 64 data to accumulate.	0x00
15..11	-	<b>Reserved</b>	Reserved	0x00
10	rw	<b>ADC0_SUM_MDS</b>	ADC data accumulation sum channel mode select. When selects Single mode for ADC one shot conversion mode, the ADC0_SUM0_MUX selection channel data is accumulated into ADC0_SUM0. When selects All mode, the all selection channel data are accumulated one-by-one into ADC0_SUM0 only. When selects Single mode for ADC channel scan conversion mode, the ADC0_SUM1_MUX/ADC0_SUM2_MUX selection channel data are also separately accumulated into ADC0_SUM1/ADC0_SUM2. 0 = Single (Single channel) 1 = All (All selected scan channels)	0x00
9	rw	<b>ADC0_SOVR_MDS</b>	ADC data sum overrun mode select. 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old date)	0x00
8	rw	<b>ADC0_OVR_MDS</b>	ADC data buffer overrun mode select. 0 = Overwritten (Overwritten by new data) 1 = Keep (Preserved old date)	0x00
7	-	<b>Reserved</b>	Reserved	0x00
6..4	rw	<b>ADC0_OUT_SEL</b>	ADC_OUT output signal select. 0x0 = WDL (window detect state for outside low) 0x1 = WDI (window detect state for inside) 0x2 = WHD (window detect state for outside high) 0x3 = RDY (ADC0_RDY internal data ready signal) 0x4 = INTS0 (Internal signal 0) 0x5 = INTS1 (Internal signal 1) 0x6 = INTS2 (Internal signal 2) 0x7 = INTS3 (Internal signal 3)	0x00
3	rw	<b>ADC0_ALIGN_SEL</b>	ADC data alignment select. 0 = Right (Right alignment) 1 = Left (Left alignment)	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>ADC0_WIND_MDS</b>	ADC Voltage window detect and output code spike limit function channel mode select. 0 = Single (Single channel) 1 = All (All scan channels)	0x00
0	rw	<b>ADC0_WIND_EN</b>	ADC Voltage window detect enable bit. 0 = Disable 1 = Enable	0x00

### 1.36.7. ADC0 channel mask register

<b>ADC0_MSK</b>	<b>ADC0 channel mask register</b>
Offset Address :	<b>0x1C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>ADC0_SUM2_MUX[3:0]</b>			
23	22	21	20	19	18	17	16
<b>ADC0_SUM1_MUX[3:0]</b>				<b>ADC0_SUM0_MUX[3:0]</b>			
15	14	13	12	11	10	9	8
<b>ADC0_CH_MSK15</b>	<b>ADC0_CH_MSK14</b>	<b>ADC0_CH_MSK13</b>	<b>ADC0_CH_MSK12</b>	<b>ADC0_CH_MSK11</b>	<b>ADC0_CH_MSK10</b>	<b>ADC0_CH_MSK9</b>	<b>ADC0_CH_MSK8</b>
7	6	5	4	3	2	1	0
<b>ADC0_CH_MSK7</b>	<b>ADC0_CH_MSK6</b>	<b>ADC0_CH_MSK5</b>	<b>ADC0_CH_MSK4</b>	<b>ADC0_CH_MSK3</b>	<b>ADC0_CH_MSK2</b>	<b>ADC0_CH_MSK1</b>	<b>ADC0_CH_MSK0</b>

Bit	Attr	Bit Name	Description	Reset
31..28	-	<b>Reserved</b>	Reserved	0x00
27..24	rw	<b>ADC0_SUM2_MUX</b>	ADC input channel selection for ADC data sum-2 function.	0x00
23..20	rw	<b>ADC0_SUM1_MUX</b>	ADC input channel selection for ADC data sum-1 function.	0x00
19..16	rw	<b>ADC0_SUM0_MUX</b>	Analog input channel selection for ADC data sum-0 function.	0x00
15	rw	<b>ADC0_CH_MSK15</b>	ADC channel-15 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
14	rw	<b>ADC0_CH_MSK14</b>	ADC channel-14 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
13	rw	<b>ADC0_CH_MSK13</b>	ADC channel-13 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
12	rw	<b>ADC0_CH_MSK12</b>	ADC channel-12 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
11	rw	<b>ADC0_CH_MSK11</b>	ADC channel-11 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
10	rw	<b>ADC0_CH_MSK10</b>	ADC channel-10 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
9	rw	<b>ADC0_CH_MSK9</b>	ADC channel-9 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
8	rw	<b>ADC0_CH_MSK8</b>	ADC channel-8 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
7	rw	<b>ADC0_CH_MSK7</b>	ADC channel-7 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
6	rw	<b>ADC0_CH_MSK6</b>	ADC channel-6 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
5	rw	<b>ADC0_CH_MSK5</b>	ADC channel-5 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00



4	rw	<b>ADC0_CH_MSK4</b>	ADC channel-4 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
3	rw	<b>ADC0_CH_MSK3</b>	ADC channel-3 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
2	rw	<b>ADC0_CH_MSK2</b>	ADC channel-2 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
1	rw	<b>ADC0_CH_MSK1</b>	ADC channel-1 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00
0	rw	<b>ADC0_CH_MSK0</b>	ADC channel-0 selection mask for sequence channel scan. When selects 'Disable', the related channel is masked and disabled from the sequence channel scan loop. 0 = Disable 1 = Enable	0x00

### 1.36.8. ADC0 start conversion register

<b>ADC0_START</b>	<b>ADC0 start conversion register</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00001000</b>

31	30	29	28	27	26	25	24
Reserved					Reserved	<b>ADC0_CONV_MDS[1:0]</b>	
23	22	21	20	19	18	17	16
Reserved		<b>ADC0_TRG_SEL[1:0]</b>		<b>ADC0_TRG_CONT</b>	<b>ADC0_START_SEL[2:0]</b>		
15	14	13	12	11	10	9	8
Reserved			<b>ADC0_CH_SEL</b>	<b>ADC0_CH_MUX[3:0]</b>			
7	6	5	4	3	2	1	0
Reserved		Reserved		Reserved		<b>ADC0_HOLD</b>	<b>ADC0_START</b>

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26	-	Reserved	Reserved	0x00
25..24	rw	<b>ADC0_CONV_MDS</b>	ADC conversion mode select. 0x0 = One :One shot (1-time) conversion 0x1 = Scan :Single sequence channel-scan conversion 0x2 = Loop :Continuous loop channel-scan conversion 0x3 = Reserved	0x00
23..22	-	Reserved	Reserved	0x00
21..20	rw	<b>ADC0_TRG_SEL</b>	ADC start trigger selection. When selects Disable, the edge trigger detection is disabled and no start trigger signal output. When ADC0_START_SEL = SW (ADC0_START register setting), this register is no effect. 0x0 = Disable 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
19	rw	<b>ADC0_TRG_CONT</b>	ADC start trigger continuous control enable. When disables, the ADC conversion will convert one-time/one-channel for each start trigger. When enables, the ADC will convert one by one	0x00

			until stop it for One shot mode and will convert one-loop channels for Single-Loop mode. 0 = Disable 1 = Enable	
18..16	rw	<b>ADC0_START_SEL</b>	ADC0 start control source select. 0x0 = SW : ADC0_START register setting 0x1 = TM00 : TM00_TRGO 0x2 = PIN : ADC0_TRG : ADC external trigger pin 0x3 = CMP0 : CMP0_OUT 0x4 = CMP1 : CMP1_OUT 0x5 = TM01 : TM01_TRGO 0x6 = TM20 : TM20_TRGO 0x7 = TM36 : TM36_TRGO	0x00
15..13	-	<b>Reserved</b>	Reserved	0x00
12	rw	<b>ADC0_CH_SEL</b>	ADC input channel Mux external or internal channel selection. When selects EXT, the input Mux channel 0~15 are mapping to external channel 0~15 by setting ADC0_CH_MUX. When selects INT, the input Mux channel 0~4, 8~10 are mapping to internal channel 0, 3, 4, 8~10 for internal voltage source VSSA, VBUF, LCD_V1, LDO_VCAP, TSO, 1/4VDD, OPA_P0 by setting ADC0_CH_MUX. The input Mux will be HiZ if selects channel 1,2, 5~7, 11~15. 0 = EXT : external channels 1 = INT : internal channels	0x01
11..8	rw	<b>ADC0_CH_MUX</b>	ADC input channel Mux selection. The selected channel is also used to select the channel of voltage window detect channel and data limit. These bits are no effect for Scan/Loop mode. Refer to the register descriptions of ADC0_CH_SEL for the detail. When ADC0_CH_SEL=0, these bits are used to select the external input channel. When ADC0_CH_SEL=1, these bits are used to select the internal input channel.	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	-	<b>Reserved</b>	Reserved	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>ADC0_HOLD</b>	ADC hold conversion command. 0 = Disable 1 = Enable	0x00
0	rw	<b>ADC0_START</b>	ADC start conversion command. (set by software and clear by hardware)	0x00

### 1.36.9. ADC0 analog control register

<b>ADC0_ANA</b>	<b>ADC0 analog control register</b>
Offset Address :	<b>0x24</b>
Reset Value :	<b>0x0000200</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>				<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>
15	14	13	12	11	10	9	8
<b>ADC0_TS_AUTO</b>	<b>ADC0_CONV_TIME</b>	<b>Reserved</b>	<b>Reserved</b>	<b>ADC0_DISCHR_EN</b>	<b>Reserved</b>	<b>Reserved</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>	<b>ADC0_IVREF_SEL</b>	<b>ADC0_TS_EN</b>	<b>ADC0_PGA_EN</b>	<b>ADC0_IVR_EN</b>	<b>Reserved</b>

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	-	<b>Reserved</b>	Reserved	0x00
18	-	<b>Reserved</b>	Reserved	0x00
17	-	<b>Reserved</b>	Reserved	0x00

16	-	Reserved	Reserved	0x00
15	rw	ADC0_TS_AUTO	ADC internal reference IVR24 auto select. When temperature sensor output voltage is selected in ADC0_CH_MUX internal channel and this bit is set 0, the ADC reference is force to select internal reference IVR24. Also the ADC reference will be set back to ADC0_IVREF_SEL setting when ADC0_CH_MUX is set to other channel. 0 = Auto 1 = Normal	0x00
14	rw	ADC0_CONV_TIME	ADC minimum conversion time select. 0 = 24ADCK : 24 ADC sampling clock 1 = 30ADCK : 30 ADC sampling clock	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	rw	ADC0_DISCHR_EN	ADC sample and hold discharge enable. 0 = Disable 1 = Enable	0x00
10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x02
7	-	Reserved	Reserved	0x00
6	-	Reserved	Reserved	0x00
5	-	Reserved	Reserved	0x00
4	rw	ADC0_IVREF_SEL	ADC internal reference top voltage select. When selects 'IVR24', both ADC0_IVR_EN and ADC0_EN must be enabled for normal operation. 0x0 = VREF : external reference pin VREF+ (ADC_VREF) 0x1 = IVR24 : internal reference voltage 2.4 volt	0x00
3	rw	ADC0_TS_EN	ADC temperature sensor enable bit. The ADC needs 100us settle time for ADC conversion after this bit is enabled. 0 = Disable 1 = Enable	0x00
2	rw	ADC0_PGA_EN	ADC input buffer and PGA-1 enable bit. 0 = Disable 1 = Enable	0x00
1	rw	ADC0_IVR_EN	ADC internal reference source IVR24 power on enable. 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.36.10. ADC0 gain control register

ADC0_GAIN		ADC0 gain control register					
Offset Address :		0x2C		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
ADC0_SUM0_OVRF							
15	14	13	12	11	10	9	8
ADC0_SUM0_DAT[15:8]							
7	6	5	4	3	2	1	0
ADC0_SUM0_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..29	-	Reserved	Reserved	0x00
28..24	rw	ADC0_OFFT_ADC	ADC offset adjust bits. ADC output code is equal ADC conversion code minus this offset code. Value 0x00,0x01 to 0x0E,0x0F are adjusted offset -31LSB, -29LSB to -3LSB, -1LSB. Value 0x10,0x11 to 0x1E, 0x1F are adjusted offset 1LSB, 3LSB to 29LSB, 31LSB. (The default value is loaded from CFG	0x00

			OR after Cold reset)	
23..22	-	Reserved	Reserved	0x00
21..16	rw	ADC0_OFFT_PGA	ADC input PGA-0 offset adjust bits. (The default value is loaded from CFG OR after Cold reset)	0x00
15..14	-	Reserved	Reserved	0x00
13..8	rw	ADC0_OFFT_PGA2	ADC input PGA-2 offset adjust bits. (The default value is loaded from CFG OR after Cold reset)	0x00
7	rw	ADC0_PGA_LP	ADC PGA low power mode enable bit. 0 = Disable : normal 1 = Enable : low power mode	0x00
6..5	-	Reserved	Reserved	0x00
4	rw	ADC0_GAIN_MUL	ADC input PGA gain multiplier. ADC Gain is equal : (ADC0_GAIN_PGA gain value) * (ADC0_GAIN_MUL multiplied value). 0x0 = x1 : multiplied by 1 0x1 = x16 : multiplied by 16	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	ADC0_GAIN_PGA	ADC input PGA gain adjust bits. ADC Gain is equal : (ADC0_GAIN_PGA gain value) * (ADC0_GAIN_MUL multiplied value). 0x0 = X1 : multiplied by 1 0x1 = X2 : multiplied by 2 0x2 = X3 : multiplied by 3 0x3 = X4 : multiplied by 4 0x4 = X5 : multiplied by 5 0x5 = X6 : multiplied by 6 0x6 = X7 : multiplied by 7 0x7 = X8 : multiplied by 8	0x00
31..0	rw		ADC0 accumulator sum result register 0	0x00000000
31..24	-	Reserved	Reserved	0x00
23	rw	ADC0_SUM0_OVRF	ADC data sum register-0 overwrite/overflow indication status bit. Software need to clear both ADC0_SUM0_OVRF and ADC0_SUM0_CF and avoid getting extra invalid ADC0_SUM0_OVRF. (set by hardware and clear by software writing 1)	0x00
22	rw	ADC0_SUM0_CF	ADC data sum-0 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	ADC0_SUM0_OF	ADC data sum-0 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	ADC0_SUM0_UF	ADC data sum-0 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	Reserved	Reserved	0x00
15..0	rw	ADC0_SUM0_DAT	ADC data accumulator sum-0 result.	0x0000

### 1.36.11. ADC0 accumulator sum result register 1

<b>ADC0_SUM1</b>	<b>ADC0 accumulator sum result register 1</b>
Offset Address :	0x34
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
ADC0_SUM1_OVRF	ADC0_SUM1_CF	ADC0_SUM1_OF	ADC0_SUM1_UF	Reserved			
15	14	13	12	11	10	9	8
ADC0_SUM1_DAT[15:8]							
7	6	5	4	3	2	1	0
ADC0_SUM1_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00

23	rw	<b>ADC0_SUM1_OVRF</b>	ADC data sum register-1 overwrite/overrun indication status bit. Software need to clear both ADC0_SUM1_OVRF and ADC0_SUM1_CF and avoid getting extra invalid ADC0_SUM1_OVRF. (set by hardware and clear by software writing 1)	0x00
22	rw	<b>ADC0_SUM1_CF</b>	ADC data sum-1 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	<b>ADC0_SUM1_OF</b>	ADC data sum-1 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	<b>ADC0_SUM1_UF</b>	ADC data sum-1 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	<b>Reserved</b>	Reserved	0x00
15..0	rw	<b>ADC0_SUM1_DAT</b>	ADC data accumulator sum-1 result	0x0000

### 1.36.12. ADC0 accumulator sum result register 2

<b>ADC0_SUM2</b>	<b>ADC0 accumulator sum result register 2</b>
Offset Address :	<b>0x38</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>ADC0_SUM2_OVRF</b>	<b>ADC0_SUM2_CF</b>	<b>ADC0_SUM2_OF</b>	<b>ADC0_SUM2_UF</b>	<b>Reserved</b>			
15	14	13	12	11	10	9	8
<b>ADC0_SUM2_DAT[15:8]</b>							
7	6	5	4	3	2	1	0
<b>ADC0_SUM2_DAT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23	rw	<b>ADC0_SUM2_OVRF</b>	ADC data sum register-1 overwrite/overrun indication status bit. Software need to clear both ADC0_SUM2_OVRF and ADC0_SUM2_CF and avoid getting extra invalid ADC0_SUM2_OVRF. (set by hardware and clear by software writing 1)	0x00
22	rw	<b>ADC0_SUM2_CF</b>	ADC data sum-2 accumulation complete indication status bit. (set by hardware and clear by software writing 1)	0x00
21	rw	<b>ADC0_SUM2_OF</b>	ADC data sum-2 accumulation overflow indication status bit. (set by hardware and clear by software writing 1)	0x00
20	rw	<b>ADC0_SUM2_UF</b>	ADC data sum-2 accumulation underflow indication status bit. (set by hardware and clear by software writing 1)	0x00
19..16	-	<b>Reserved</b>	Reserved	0x00
15..0	rw	<b>ADC0_SUM2_DAT</b>	ADC data accumulator sum-2 result	0x0000

### 1.36.13. ADC0 Temperature Sensor calibration register

<b>ADC0_TCAL</b>	<b>ADC0 Temperature Sensor calibration register</b>
Offset Address :	<b>0x3C</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>				<b>ADC0_TCAL1[11:8]</b>			
23	22	21	20	19	18	17	16
<b>ADC0_TCAL1[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>				<b>ADC0_TCAL0[11:8]</b>			
7	6	5	4	3	2	1	0
<b>ADC0_TCAL0[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..28	-	Reserved	Reserved	0x00
27..16	r	ADC0_TCAL1	Temperature Sensor calibration ADC value 1.	0x0000
15..12	-	Reserved	Reserved	0x00
11..0	r	ADC0_TCAL0	Temperature Sensor calibration ADC value 0.	0x0000

## 1.36.14. ADC0 conversion data register 0

<b>ADC0_DAT0</b>	<b>ADC0 conversion data register 0</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
ADC0_DAT0_CH[3:0]				Reserved			
23	22	21	20	19	18	17	16
ADC0_DAT0_OVRF	ADC0_DAT0_CF	Reserved			ADC0_DAT0_WDHF	ADC0_DAT0_WDIF	ADC0_DAT0_WDLF
15	14	13	12	11	10	9	8
ADC0_DAT0[15:8]							
7	6	5	4	3	2	1	0
ADC0_DAT0[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..28	r	ADC0_DAT0_CH	ADC data conversion channel number. These bits are used to indicate the active channel number for the capture ADC data in the register of ADC0_DAT0.	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	ADC0_DAT0_OVRF	ADC conversion data register-0 overwrite/overflow indication status bit. Software need to clear both ADC0_DAT0_OVRF and ADC0_DAT0_CF and avoid getting extra invalid ADC0_DAT0_OVRF. (set by hardware and clear by software writing 1)	0x00
22	rw	ADC0_DAT0_CF	ADC conversion data-0 complete in 1-time and data ready status bit. (set by hardware and clear by software writing 1)	0x00
21..19	-	Reserved	Reserved	0x00
18	rw	ADC0_DAT0_WDHF	ADC voltage window detect outside high event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
17	rw	ADC0_DAT0_WDIF	ADC voltage window detect inside event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
16	rw	ADC0_DAT0_WDLF	ADC voltage window detect outside low event flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
15..0	r	ADC0_DAT0	ADC conversion data-0. User read this data and also clear ADC0_DAT0_CF/ADC0_DAT0_OVRF, then chip is ready to receive next ADC data.	0x0000

## 1.36.15. ADC0 Register Map

ADC0 Register Map

Register Number = 15

0	ADC0_SOCF	0	ADC0_IEA	0	Reserved	0	ADC0_WIND_LT [11:0]											0	ADC0_EN	0	ADC0_WIND_EN	0	ADC0_CH_MSK0	0	ADC0_START	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
1	Reserved	0	Reserved	0	Reserved	0	Reserved											0	ADC0_AUTOFF_EN	0	ADC0_WIND_MDS	0	ADC0_CH_MSK1	0	ADC0_HOLD	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
2	ADC0_ESMPF	0	ADC0_ESMP_IE	0	Reserved	0	Reserved											0	ADC0_WAIT_EN	0	Reserved	0	ADC0_CH_MSK2	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
3	ADC0_E1CNV	0	ADC0_E1CNV_IE	0	Reserved	0	Reserved											0	Reserved	0	ADC0_ALIGN_SEL	0	ADC0_CH_MSK3	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
4	Reserved	0	Reserved	0	ADC0_CK_DIV [1:0]	0	Reserved											0	Reserved	0	ADC0_OUT_SEL [2:0]	0	ADC0_CH_MSK4	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
5	ADC0_ESCNV	0	ADC0_ESCNV_IE	0	Reserved	0	Reserved											0	ADC0_RES_SEL [1:0]	0	Reserved	0	ADC0_CH_MSK5	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
6	Reserved	0	Reserved	0	Reserved	0	Reserved											0	Reserved	0	Reserved	0	ADC0_CH_MSK6	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
7	ADC0_OVRF	0	ADC0_OVR_IE	0	Reserved	0	Reserved											0	Reserved	0	ADC0_OVR_MDS	0	ADC0_CH_MSK7	0	Reserved	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
8	ADC0_WDLF	0	ADC0_WDL_IE	0	ADC0_CK_SEL2 [1:0]	0	Reserved											0	Reserved	0	ADC0_SOVR_MDS	0	ADC0_CH_MSK8	0	ADC0_CH_MUX [3:0]	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
9	ADC0_WDIF	0	ADC0_WDI_IE	0	Reserved	0	Reserved											0	Reserved	0	ADC0_SUM_MDS	0	ADC0_CH_MSK9	0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
10	ADC0_WDHF	0	ADC0_WDH_IE	0	ADC0_CK_DIV2 [1:0]	0	Reserved											0	ADC0_CH_CHG	0	ADC0_CH_MSK10	0	ADC0_CH_MSK10	0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
11	Reserved	0	Reserved	0	ADC0_CK_DLY [1:0]	0	Reserved											0	Reserved	0	ADC0_CH_MSK11	0	ADC0_CH_MSK11	0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
12	Reserved	0	Reserved	0	Reserved	0	Reserved											0	Reserved	0	ADC0_CH_MSK12	0	ADC0_CH_SEL	1		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
13	ADC0_SUMOF	0	ADC0_SUMO_IE	0	ADC0_CK_DLY [1:0]	0	Reserved											0	Reserved	0	ADC0_CH_MSK13	0		0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
14	ADC0_SUMCF	0	ADC0_SUMC_IE	0	Reserved	0	Reserved											0	ADC0_LIM_MDS [1:0]	0	ADC0_CH_MSK14	0	Reserved	0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
15	ADC0_SUMOVR	0	ADC0_SUMOVR_IE	0	Reserved	0	Reserved											0	ADC0_SMP_SEL [7:0]	0	ADC0_CH_MSK15	0		0		0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
16	Reserved					0	Reserved					0	ADC0_WIND_HT [11:0]					0	ADC0_SUM_NUM [6:0]					0	ADC0_SUM0_MUX [3:0]					0	ADC0_START_SEL [2:0]					0	Reserved					0	ADC0_TRG_SEL [1:0]					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved					0	Reserved				

MG32F02N Register Definitions (2025\_0401) Page-576



## 1.37. Analog Comparator Registers

**Analog Comparator****(CMP) Analog Comparator Control**Base Address : **0x5C000000**

## 1.37.1. CMP Analog comparator status register

**CMP\_STA****CMP Analog comparator status register**Offset Address : **0x00**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
CMP_AC1_FF	CMP_AC1_RF	Reserved	CMP_AC1_S	CMP_AC0_FF	CMP_AC0_RF	Reserved	CMP_AC0_S

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13	-	Reserved	Reserved	0x00
12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7	rw	CMP_AC1_FF	Analog comparator CMP1 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
6	rw	CMP_AC1_RF	Analog comparator CMP1 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
5	-	Reserved	Reserved	0x00
4	r	CMP_AC1_S	Analog comparator CMP1 result status. When CMP1_INV = 0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP1_INV = 1.	0x00
3	rw	CMP_AC0_FF	Analog comparator CMP0 falling edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	CMP_AC0_RF	Analog comparator CMP0 rising edge interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	-	Reserved	Reserved	0x00
0	r	CMP_AC0_S	Analog comparator CMP0 result status. When CMP0_INV = 0, the result status is 0 if analog comparator input(+) voltage < analog comparator input(-) voltage and the result status is 1 if analog comparator input(+) voltage > analog comparator input(-) voltage. This bit value is inverse when CMP0_INV = 1.	0x00

## 1.37.2. CMP Analog comparator interrupt enable register

**CMP\_INT****CMP Analog comparator interrupt enable register**

Offset Address : **0x04**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved		Reserved	Reserved	Reserved	
7	6	5	4	3	2	1	0
CMP_AC1_FIE	CMP_AC1_RIE	Reserved		CMP_AC0_FIE	CMP_AC0_RIE	Reserved	CMP_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15	-	Reserved	Reserved	0x00
14	-	Reserved	Reserved	0x00
13..12	-	Reserved	Reserved	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9..8	-	Reserved	Reserved	0x00
7	rw	CMP_AC1_FIE	Analog comparator CMP1 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
6	rw	CMP_AC1_RIE	Analog comparator CMP1 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00
5..4	-	Reserved	Reserved	0x00
3	rw	CMP_AC0_FIE	Analog comparator CMP0 falling edge interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	CMP_AC0_RIE	Analog comparator CMP0 rising edge interrupt enable. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	CMP_IEA	Analog comparator interrupt all enable. When disables, the Analog comparator global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.37.3. CMP Analog comparator analog control register

**CMP\_ANA****CMP Analog comparator analog control register**Offset Address : **0x0C**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
CMP_IVREF2_RS[5:0]						CMP_IVREF2_SEL	CMP_IVREF2_EN
7	6	5	4	3	2	1	0
CMP_IVREF_RS[5:0]						CMP_IVREF_SEL	CMP_IVREF_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	rw	CMP_IVREF2_RS	Analog comparator 2nd internal reference (R-ladder) voltage select. The output is equal IVRT*[Register_Value]/63. IVRT is the R-ladder top voltage.	0x00

9	rw	<b>CMP_IVREF2_SEL</b>	Analog comparator 2nd internal reference (R-ladder) top voltage IVRT source select. 0x0 = VDDA (analog power voltage) 0x1 = VR0 (LDO VR0 output)	0x00
8	rw	<b>CMP_IVREF2_EN</b>	Comparator CMP1 power-on enable bit. 0 = Disable 1 = Enable	0x00
7..2	rw	<b>CMP_IVREF_RS</b>	Analog comparator main internal reference (R-ladder) voltage select. The output is equal IVRT*[Register_Value]/63. IVRT is the R-ladder top voltage.	0x00
1	rw	<b>CMP_IVREF_SEL</b>	Analog comparator main internal reference (R-ladder) top voltage IVRT source select. 0x0 = VDDA (analog power voltage) 0x1 = VR0 (LDO VR0 output)	0x00
0	rw	<b>CMP_IVREF_EN</b>	Comparator CMP0 power-on enable bit. 0 = Disable 1 = Enable	0x00

#### 1.37.4. CMP Analog comparator-0 control register

<b>CMP_CR0</b>	<b>CMP Analog comparator-0 control register</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>CMP_AC0_IVROE</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>CMP_AC0_FDIV[1:0]</b>		<b>CMP_AC0_FSEL[1:0]</b>		<b>CMP_AC0_PINV</b>	<b>CMP_AC0_INV</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>CMP_AC0_NMUX[2:0]</b>		<b>Reserved</b>		<b>CMP_AC0_PMUX[2:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>Reserved</b>	<b>CMP_AC0_HYS</b>	<b>CMP_AC0_RES</b>	<b>Reserved</b>	<b>Reserved</b>	<b>CMP_AC0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>CMP_AC0_IVROE</b>	IVREF output to CMP0_I0 pin enable bit for positive channel MUX . 0 = Disable 1 = Enable	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	rw	<b>CMP_AC0_FDIV</b>	CMP0 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
19..18	rw	<b>CMP_AC0_FSEL</b>	CMP0 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the CMP_AC0_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	0x00
17	rw	<b>CMP_AC0_PINV</b>	CMP0 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	<b>CMP_AC0_INV</b>	CMP0 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	<b>Reserved</b>	Reserved	0x00

14..12	rw	<b>CMP_AC0_NMUX</b>	CMP0 Analog input negative channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_VCAP	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>CMP_AC0_PMUX</b>	CMP0 Analog input positive channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = OP0_P0	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>CMP_AC0_HYS</b>	CMP0 input hysteresis window select. 0x0 = No : no hysteresis 0x1 = LVL1 : with hysteresis about 10mv	0x00
3	rw	<b>CMP_AC0_RES</b>	CMP0 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2	-	<b>Reserved</b>	Reserved	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CMP_AC0_EN</b>	Analog comparator CMP0 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

### 1.37.5. CMP Analog comparator-1 control register

<b>CMP_CR1</b>	<b>CMP Analog comparator-1 control register</b>
Offset Address :	<b>0x14</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>CMP_AC1_IVROE</b>	<b>Reserved</b>						
23	22	21	20	19	18	17	16
<b>Reserved</b>		<b>CMP_AC1_FDIV[1:0]</b>		<b>CMP_AC1_FSEL[1:0]</b>		<b>CMP_AC1_PINV</b>	<b>CMP_AC1_INV</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>CMP_AC1_NMUX[2:0]</b>		<b>Reserved</b>		<b>CMP_AC1_PMUX[2:0]</b>	
7	6	5	4	3	2	1	0
<b>Reserved</b>			<b>CMP_AC1_HYS</b>	<b>CMP_AC1_RES</b>	<b>Reserved</b>		<b>CMP_AC1_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>CMP_AC1_IVROE</b>	IVREF output to CMP1_I0 pin enable bit for positive channel MUX . 0 = Disable 1 = Enable	0x00
30..24	-	<b>Reserved</b>	Reserved	0x00
23..22	-	<b>Reserved</b>	Reserved	0x00
21..20	rw	<b>CMP_AC1_FDIV</b>	CMP1 analog comparator output synchronized filter divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
19..18	rw	<b>CMP_AC1_FSEL</b>	CMP1 analog comparator output signal select with synchronized filter. When selects the signal with 3-clock filter except Bypass selection, the comparator output will filter 3 clocks by the filter clock which is divided by the	0x00

			CMP_AC1_FDIV from the following selection clock source. 0x0 = Bypass 0x1 = CMP_CLK : filter with CMP_CLK 0x2 = TM00_TRGO : filter with TM00_TRGO 0x3 = TM01_TRGO : filter with TM01_TRGO	
17	rw	<b>CMP_AC1_PINV</b>	CMP1 output to pins' signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	<b>CMP_AC1_INV</b>	CMP1 analog comparator output signal polarity select. 0 = Positive 1 = Negative	0x00
15	-	<b>Reserved</b>	Reserved	0x00
14..12	rw	<b>CMP_AC1_NMUX</b>	CMP1 Analog input negative channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = LDO_VCAP	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10..8	rw	<b>CMP_AC1_PMUX</b>	CMP1 Analog input positive channel selection. 0x0 = IVREF 0x1 = CMP0_I0 0x2 = CMP0_I1 0x3 = CMP_C0 0x4 = CMP_C1 0x5 = OP0_P0	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4	rw	<b>CMP_AC1_HYS</b>	CMP1 input hysteresis window select. 0x0 = No : no hysteresis 0x1 = LVL1 : with hysteresis about 10mv	0x00
3	rw	<b>CMP_AC1_RES</b>	CMP1 compare response time select. 0x0 = 200ns 0x1 = 10us (5~10us)	0x00
2..1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>CMP_AC1_EN</b>	Analog comparator CMP1 power-on enable bit. When disables, it will force the analog comparator output low. 0 = Disable 1 = Enable	0x00

## 1.37.6. CMP Register Map

CMP Register Map

Register Number = 5

0	CMP_AC0_S	0	CMP_IEA	0	CMP_IVREF_EN	0	CMP_IVREF_SEL	0	CMP_AC0_EN	0	CMP_AC1_EN	0
1	Reserved	0	Reserved	0		0	Reserved	0	Reserved	0	Reserved	0
2	CMP_AC0_RF	0	CMP_AC0_RIE	0		0	Reserved	0	CMP_AC0_RES	0	CMP_AC1_RES	0
3	CMP_AC0_FF	0	CMP_AC0_FIE	0		0	CMP_AC0_HYS	0	CMP_AC0_HYS	0	CMP_AC1_HYS	0
4	CMP_AC1_S	0	Reserved	0	CMP_IVREF_RS [5:0]	0	Reserved	0	Reserved	0	Reserved	0
5	Reserved	0		0		0		0		0		0
6	CMP_AC1_RF	0	CMP_AC1_RIE	0		0	Reserved	0		0	Reserved	0
7	CMP_AC1_FF	0	CMP_AC1_FIE	0		0		0		0		0
8	Reserved	0		0	CMP_IVREF2_EN	0		0	CMP_AC0_PMUX [2:0]	0	CMP_AC1_PMUX [2:0]	0
9	Reserved	0	Reserved	0	CMP_IVREF2_SEL	0		0		0		0
10	Reserved	0	Reserved	0		0		0		0	Reserved	0
11	Reserved	0	Reserved	0		0		0		0	Reserved	0
12	Reserved	0		0	CMP_IVREF2_RS [5:0]	0		0	CMP_AC0_NMUX [2:0]	0	CMP_AC1_NMUX [2:0]	0
13	Reserved	0	Reserved	0		0		0		0		0
14	Reserved	0	Reserved	0		0		0		0		0
15	Reserved	0	Reserved	0		0	Reserved	0	Reserved	0	Reserved	0
16		0		0		0	CMP_AC0_INV	0	CMP_AC0_INV	0	CMP_AC1_INV	0
17		0		0		0	CMP_AC0_PINV	0	CMP_AC0_PINV	0	CMP_AC1_PINV	0
18		0		0		0	CMP_AC0_FSEL [1:0]	0	CMP_AC0_FSEL [1:0]	0	CMP_AC1_FSEL [1:0]	0
19		0		0		0		0		0		0
20		0		0		0		0	CMP_AC0_FDIV [1:0]	0	CMP_AC1_FDIV [1:0]	0
21		0		0		0		0		0		0
22		0		0		0		0	Reserved	0	Reserved	0
23		0		0		0		0		0		0
24	Reserved	0	Reserved	0		0		0		0		0
25		0		0		0		0		0		0
26		0		0		0		0	Reserved	0	Reserved	0
27		0		0		0		0		0		0
28		0		0		0		0		0		0
29		0		0		0		0		0		0
30		0		0		0		0		0		0
31		0		0		0	CMP_AC0_IVROE	0	CMP_AC0_IVROE	0	CMP_AC1_IVROE	0
Offset	Register											
	CMP_STA	0x00										
		Reset	0x00000000									
	CMP_INT	0x04										
		Reset	0x00000000									
	CMP_ANA	0x0C										
		Reset	0x00000000									
	CMP_CR0	0x10										
		Reset	0x00000000									
	CMP_CR1	0x14										
		Reset	0x00000000									

## 1.38. IWDT Control Registers

**IWDT Control****(IWDT) Independent Watch Dog Timer Control**Base Address : **0x5D000000**

## 1.38.1. IWDT status register

**IWDT\_STA****IWDT status register**Offset Address : **0x00**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				IWDT_EW1F	IWDT_EW0F	IWDT_TF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	IWDT_EW1F	IWDT early wakeup-1 flag. This bit is set when the counter value reaches to 0x40. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	IWDT_EW0F	IWDT early wakeup-0 flag. This bit is set when the counter value reaches to 0x20. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	IWDT_TF	IWDT timer timeout interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

## 1.38.2. IWDT interrupt enable register

**IWDT\_INT****IWDT interrupt enable register**Offset Address : **0x04**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				IWDT_EW1_IE	IWDT_EW0_IE	IWDT_TIE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	IWDT_EW1_IE	IWDT early wakeup-1 interrupt enable. 0 = Disable 1 = Enable	0x00

2	rw	<b>IWDT_EW0_IE</b>	IWDT early wakeup-0 interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	<b>IWDT_TIE</b>	IWDT timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
0	-	<b>Reserved</b>	Reserved	0x00

### 1.38.3. IWDT clock source register

<b>IWDT_CLK</b>	<b>IWDT clock source register</b>
Offset Address :	<b>0x08</b>
Reset Value :	<b>0x000000C0</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>IWDT_CK_DIV[3:0]</b>				<b>Reserved</b>		<b>Reserved</b>	

Bit	Attr	Bit Name	Description	Reset
31..16	-	<b>Reserved</b>	Reserved	0x0000
15..8	-	<b>Reserved</b>	Reserved	0x00
7..4	rw	<b>IWDT_CK_DIV</b>	IWDT internal clock CK_IWDT_INT input divider. (The register is loaded from CFG OR only after Cold reset.) 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128 0x8 = DIV256 : divided by 256 0x9 = DIV512 : divided by 512 0xA = DIV1024 : divided by 1024 0xB = DIV2048 : divided by 2048 0xC = DIV4096 : divided by 4096 0xD = Reserved 0xE = Reserved 0xF = Reserved	0x0C
3..2	-	<b>Reserved</b>	Reserved	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

### 1.38.4. IWDT write protected Key register

<b>IWDT_KEY</b>	<b>IWDT write protected Key register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000001</b>

31	30	29	28	27	26	25	24
<b>IWDT_LOCK[15:8]</b>							
23	22	21	20	19	18	17	16
<b>IWDT_LOCK[7:0]</b>							
15	14	13	12	11	10	9	8
<b>IWDT_KEY[15:8]</b>							
7	6	5	4	3	2	1	0
<b>IWDT_KEY[7:0]</b>							



Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>IWDT_LOCK</b>	IWDT lock register. Write value 0x712A to lock the register write access except IWDT_STA, IWDT_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. (The register is loaded from CFG OR only after Cold reset.) For read access : 0 = Unlocked 1 = Locked	0x0000
15..0	rw	<b>IWDT_KEY</b>	IWDT key register and counter reload enable control. Write value 0xA217 to unprotect the register write access. Write value 0x2014 to reload and refresh the counter. Others, write other value except 0xA217 to protect the registers except IWDT_STA, IWDT_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

### 1.38.5. IWDT control register 0

<b>IWDT_CR0</b>	<b>IWDT control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000003

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				IWDT_EW1_WPEN	IWDT_EW0_WPEN	Reserved	IWDT_TF_WPEN
7	6	5	4	3	2	1	0
Reserved						Reserved	IWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11	rw	<b>IWDT_EW1_WPEN</b>	IWDT detect IWDT_EW1F flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
10	rw	<b>IWDT_EW0_WPEN</b>	IWDT detect IWDT_EW0F flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
9	-	Reserved	Reserved	0x00
8	rw	<b>IWDT_TF_WPEN</b>	IWDT detect IWDT_TF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
7..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x01
0	rw	<b>IWDT_EN</b>	IWDT function enable bit. When disables, IWDT_CNT will reload to default value. (The register is loaded from CFG OR only after Cold reset.) 0 = Disable 1 = Enable	0x01

### 1.38.6. IWDT counter register

<b>IWDT_CNT</b>	<b>IWDT counter register</b>
Offset Address :	0x18
Reset Value :	0x000000FF

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
IWDT_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..0	r	IWDT_CNT	IWDT counter value register.	0xFF

## 1.38.7. IWDT Register Map

IWDT Register Map

Register Number = 6

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
0x00	IWDT_STA	Reserved																Reserved				Reserved				IWDT_TF	Reserved	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
																						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
0x04	IWDT_INT	Reserved																Reserved				Reserved				IWDT_EW1F	IWDT_EW0F	Reserved	IWDT_TIE	Reserved	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
																						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
0x08	IWDT_CLK	Reserved																Reserved				IWDT_CK_DIV [3:0]				Reserved	Reserved	Reserved	Reserved	Reserved	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
																						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Reset	0x000000C0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
0x0C	IWDT_KEY	IWDT_LOCK[15:0]																IWDT_KEY[15:0]												Reserved				Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

## 1.39. WWDT Control Registers

<b>WWDT Control</b>	<b>(WWDT) System Window Watch Dog Timer Control</b>
Base Address :	<b>0x5D010000</b>

## 1.39.1. WWDT status register

WWDT_STA	WWDT status register		
Offset Address :	0x00	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				WWDT_WRN	WWDT_WIN	WWDT_TF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	WWDT_WRN	WWDT counter warning flag. It is set when the WWDT counter reaches the value of WWDT_WRN. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	WWDT_WIN	WWDT counter refreshing and value over the window compare threshold condition flag. It is set when the WWDT_KEY is written 0x2014 by firmware and the counter value is over the threshold value of WWDT_WIN in the same time. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	WWDT_TF	WWDT timer timeout interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

## 1.39.2. WWDT interrupt enable register

WWDT_INT	WWDT interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				WWDT_WRN_IE	WWDT_WIN_IE	WWDT_TIE	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	rw	WWDT_WRN_IE	WWDT counter warning interrupt enable.	0x00

			0 = Disable 1 = Enable	
2	rw	WWDT_WIN_IE	WWDT counter refreshing and value over the window compare threshold condition interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	WWDT_TIE	WWDT timer timeout interrupt enable. 0 = Disable 1 = Enable	0x00
0	-	Reserved	Reserved	0x00

### 1.39.3. WWDT clock source register

<b>WWDT_CLK</b>	<b>WWDT clock source register</b>
Offset Address :	0x08
Reset Value :	0x00000170

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							WWDT_CLK_PDIV
7	6	5	4	3	2	1	0
Reserved	WWDT_CLK_DIV[2:0]			Reserved	WWDT_CLK_SEL	Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..9	-	Reserved	Reserved	0x00
8	rw	WWDT_CLK_PDIV	WWDT internal clock CK_WWDT_INT pre-divider value. 0 = divided by 1 1 = divided by 256	0x01
7	-	Reserved	Reserved	0x00
6..4	rw	WWDT_CLK_DIV	WWDT internal clock CK_WWDT_INT input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8 0x4 = DIV16 : divided by 16 0x5 = DIV32 : divided by 32 0x6 = DIV64 : divided by 64 0x7 = DIV128 : divided by 128	0x07
3	-	Reserved	Reserved	0x00
2	rw	WWDT_CLK_SEL	WWDT input clock CK_WWDT source select. 0x0 = CK_APB 0x1 = CK_UT	0x00
1..0	-	Reserved	Reserved	0x00

### 1.39.4. WWDT write protected Key register

<b>WWDT_KEY</b>	<b>WWDT write protected Key register</b>
Offset Address :	0x0C
Reset Value :	0x00000001

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
WWDT_KEY[15:8]							
7	6	5	4	3	2	1	0

## WWDT\_KEY[7:0]

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..0	rw	WWDT_KEY	WWDT key register and counter reload enable control. Write value 0xA217 to unprotect the register write access. Write value 0x2014 to reload and refresh the counter. Others, write other value except 0xA217 to protect the register except WWDT_STA, WWDT_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

## 1.39.5. WWDT control register 0

## WWDT\_CR0

## WWDT control register 0

Offset Address : 0x10

Reset Value : 0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		WWDT_RSTW_EN	WWDT_RSTF_EN	Reserved			WWDT_EN

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	WWDT_RSTW_EN	WWDT reload counter out of window reset generation enable bit. 0 = Disable 1 = Enable	0x00
4	rw	WWDT_RSTF_EN	WWDT timer underflow reset generation enable bit. 0 = Disable 1 = Enable	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	WWDT_EN	WWDT function enable bit. When disables, WWDT_CNT will keep the counter value. 0 = Disable 1 = Enable	0x00

## 1.39.6. WWDT counter register

## WWDT\_CNT

## WWDT counter register

Offset Address : 0x18

Reset Value : 0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_CNT[9:8]	
7	6	5	4	3	2	1	0
WWDT_CNT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000

15..10	-	Reserved	Reserved	0x00
9..0	r	WWDT_CNT	WWDT counter value register.	0x03FF

## 1.39.7. WWDT reload register

<b>WWDT_RLR</b>	<b>WWDT reload register</b>
Offset Address :	0x1C
Reset Value :	0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_RLR[9:8]	
7	6	5	4	3	2	1	0
WWDT_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_RLR	WWDT counter reload register.	0x03FF

## 1.39.8. WWDT window compare register

<b>WWDT_WIN</b>	<b>WWDT window compare register</b>
Offset Address :	0x20
Reset Value :	0x000003FF

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_WIN[9:8]	
7	6	5	4	3	2	1	0
WWDT_WIN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_WIN	WWDT window compare threshold register.	0x03FF

## 1.39.9. WWDT warning compare register

<b>WWDT_WRN</b>	<b>WWDT warning compare register</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved						WWDT_WRN[9:8]	
7	6	5	4	3	2	1	0
WWDT_WRN[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..10	-	Reserved	Reserved	0x00
9..0	rw	WWDT_WRN	WWDT warning interrupt compare threshold register.	0x0000





## 1.39.10. WWDT Register Map

WWDT Register Map

Register Number = 9

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	WWDT_STA	Reserved																Reserved										Reserved			WWDT_TF	Reserved	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	WWDT_INT	Reserved																Reserved										Reserved			WWDT_TIE	Reserved	0
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	WWDT_CLK	Reserved																Reserved										WWDT_CK_DIV [2:0]		Reserved	WWDT_CK_SEL	Reserved	0
Reset	0x00000170	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	0	0	0	0
0x0C	WWDT_KEY	Reserved																WWDT_KEY[15:0]															0
Reset	0x00000001	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x10	WWDT_CR0	Reserved																Reserved										Reserved		WWDT_RSTW_EN	WWDT_RSTF_EN	Reserved	WWDT_EN
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	WWDT_CNT	Reserved																Reserved					WWDT_CNT[9:0]										1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
0x1C	WWDT_RLR	Reserved																Reserved					WWDT_RLR[9:0]										1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
0x20	WWDT_WIN	Reserved																Reserved					WWDT_WIN[9:0]										1
Reset	0x000003FF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1

0x24	WWDT_WRN	Reserved																Reserved								WWDT_WRN[9:0]																			
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.40. RTC Control Registers

<b>RTC Control</b>	<b>(RTC) Real Time Clock Control</b>
Base Address :	<b>0x5D040000</b>

### 1.40.1. RTC status register

RTC_STA	RTC status register		
Offset Address :	0x00	Reset Value :	0x00000100

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				RTC_CK_STA[3:0]			
7	6	5	4	3	2	1	0
Reserved		RTC_RCRF	RTC_TOF	RTC_TSF	RTC_PCF	RTC_ALMF	Reserved

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	r	RTC_CK_STA	Input clock source select MUX switching status. If the readback value is not following list, it indicates the clock source select MUX is switching and clock is not yet stable. 0x0 = Switching : MUX is switching and clock is not yet stable 0x1 = CK_LS 0x2 = CK_UT 0x4 = CK_APB 0x8 = TM01_TRGO	0x01
7..6	-	Reserved	Reserved	0x00
5	rw	RTC_RCRF	RTC reload or capture flag. This flag is active when RTC_RLR register reload finished, RTC_CAP register software capture finished or RTC_ALM register value update allowed flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
4	rw	RTC_TOF	RTC timer overflow interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
3	rw	RTC_TSF	RTC time stamp interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
2	rw	RTC_PCF	RTC periodic interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
1	rw	RTC_ALMF	RTC alarm matched interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
0	-	Reserved	Reserved	0x00

### 1.40.2. RTC interrupt enable register

RTC_INT		RTC interrupt enable register	
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
----	----	----	----	----	----	----	----

Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		RTC_RCR_IE	RTC_TIE	RTC_TS_IE	RTC_PC_IE	RTC_ALM_IE	RTC_IEA

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	RTC_RCR_IE	RTC_RCR register reload finished, software capture finished or RTC_ALM register value update allowed interrupt enable. 0 = Disable 1 = Enable	0x00
4	rw	RTC_TIE	RTC timer overflow interrupt enable. 0 = Disable 1 = Enable	0x00
3	rw	RTC_TS_IE	RTC time stamp interrupt enable. 0 = Disable 1 = Enable	0x00
2	rw	RTC_PC_IE	RTC periodic interrupt enable. 0 = Disable 1 = Enable	0x00
1	rw	RTC_ALM_IE	RTC alarm matched interrupt enable. 0 = Disable 1 = Enable	0x00
0	rw	RTC_IEA	RTC interrupt all enable. When disables, the RTC global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.40.3. RTC clock source register

RTC_CLK	RTC clock source register		
Offset Address :	0x08	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
RTC_CK_PDIV	Reserved	RTC_CK_DIV[1:0]		RTC_CK_SEL[1:0]		Reserved	

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7	rw	RTC_CK_PDIV	RTC internal clock CK_RTC_INT input pre-divider 0x0 = DIV4096 : divided by 4096 0x1 = DIV1 : divided by 1	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	RTC_CK_DIV	RTC internal clock CK_RTC_INT input divider 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00

3..2	rw	<b>RTC_CK_SEL</b>	RTC input clock CK_RTC source select. 0x0 = CK_LS 0x1 = CK_UT 0x2 = CK_APB 0x3 = TM01_TRGO	0x00
1..0	-	<b>Reserved</b>	Reserved	0x00

#### 1.40.4. RTC write protected Key register

<b>RTC_KEY</b>	<b>RTC write protected Key register</b>
Offset Address :	<b>0x0C</b>
Reset Value :	<b>0x00000001</b>

31	30	29	28	27	26	25	24
<b>RTC_LOCK[15:8]</b>							
23	22	21	20	19	18	17	16
<b>RTC_LOCK[7:0]</b>							
15	14	13	12	11	10	9	8
<b>RTC_KEY[15:8]</b>							
7	6	5	4	3	2	1	0
<b>RTC_KEY[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..16	rw	<b>RTC_LOCK</b>	RTC lock register. Write value 0x712A to lock the register write access except RTC_STA, RTC_KEY registers. When locks, the registers cannot change until Cold reset. Write other value except 0x712A is no effect. For read access : 0 = Unlocked 1 = Locked	0x0000
15..0	rw	<b>RTC_KEY</b>	RTC key register. Write value 0xA217 to unprotect the register write access. Write other value except 0xA217 to protect the register except RTC_STA, RTC_KEY registers. For read access : 0 = Unprotected 1 = Protected	0x0001

#### 1.40.5. RTC control register 0

<b>RTC_CR0</b>	<b>RTC control register 0</b>
Offset Address :	<b>0x10</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved				RTC_TF_WPEN	Reserved	RTC_PC_WPEN	RTC_ALM_WPEN
15	14	13	12	11	10	9	8
RTC_OUT_LCK	RTC_OUT_STA	RTC_TS_TRGS[1:0]		Reserved	Reserved	RTC_OUT_SEL[1:0]	
7	6	5	4	3	2	1	0
Reserved		RTC_RCR_MDS[1:0]		Reserved		RTC_ALM_EN	RTC_EN

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..20	-	<b>Reserved</b>	Reserved	0x00
19	rw	<b>RTC_TF_WPEN</b>	RTC detect RTC_TOF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
18	-	<b>Reserved</b>	Reserved	0x00
17	rw	<b>RTC_PC_WPEN</b>	RTC detect RTC_PCF flag wakeup from STOP mode enable bit. 0 = Disable	0x00

			1 = Enable	
16	rw	<b>RTC_ALM_WPEN</b>	RTC detect RTC_ALMF flag wakeup from STOP mode enable bit. 0 = Disable 1 = Enable	0x00
15	rw	<b>RTC_OUT_LCK</b>	RTC_OUT output signal initial state control. When locked, disables the RTC_OUT_STA register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
14	w	<b>RTC_OUT_STA</b>	RTC_OUT output signal initial state. The bit is written effectively only by written 1 to RTC_OUT_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
13..12	rw	<b>RTC_TS_TRGS</b>	RTC time stamp trigger edge select. 0x0 = Disable 0x1 = Rising edge 0x2 = Falling edge 0x3 = Dual-edge	0x00
11	-	<b>Reserved</b>	Reserved	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9..8	rw	<b>RTC_OUT_SEL</b>	RTC output signal select. When selects 'PC', the RTC_CK_DIV and RTC_CK_PDIV cannot set both divided by 1. 0x0 = ALM : Alarm compare output event 0x1 = PC : CK_RTC_INT periodic clock signal 0x2 = TS : Time stamp trigger event 0x3 = TO : Timer overflow signal toggle output	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5..4	rw	<b>RTC_RCR_MDS</b>	RTC timer reload or capture control mode select. If selects 'Directly capture' or 'Delayed capture' mode, the RTC timer counter value will capture into the RTC_CAP register when software capture event (RTC_RC_START=1) or hardware time stamp event happened. If selects 'Force reload', the RTC timer counter will be updated by RTC_RLR register value when RTC_RLR has been written. If selects 'Auto reload' mode, the RTC timer counter will be update by RTC_RLR register value when RTC timer is overflow. 0x0 = Directly capture 0x1 = Delayed capture 0x2 = Forced reload 0x3 = Auto reload	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	rw	<b>RTC_ALM_EN</b>	RTC Alarm enable bit. When disables, hardware will assert the RTC_RCRF flag to notify software. Then software can update the RTC_ALM register value. 0 = Disable 1 = Enable	0x00
0	rw	<b>RTC_EN</b>	RTC function enable bit. 0 = Disable 1 = Enable	0x00

#### 1.40.6. RTC control register 1

<b>RTC_CR1</b>		<b>RTC control register 1</b>					
Offset Address :		<b>0x14</b>		Reset Value :		<b>0x00000000</b>	
31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>Reserved</b>							

15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved							RTC_RC_START

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..8	-	Reserved	Reserved	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	RTC_RC_START	RTC timer counter reload and software capture start enable. For forced and auto reload mode when this bit enables, the RTC_RLR register value will reload to RTC timer. For capture mode when this bit enables, the RTC start to capture the counter value. When capture is finished, the timer value is captured to RTC_CAP. After reload or capture finished, RTC automatically clear this bit and set the RTC_RCRF flag. 0 = No effect 1 = Enable	0x00

#### 1.40.7. RTC reload register

<b>RTC_RLR</b>	<b>RTC reload register</b>
Offset Address :	0x18
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
RTC_RLR[31:24]							
23	22	21	20	19	18	17	16
RTC_RLR[23:16]							
15	14	13	12	11	10	9	8
RTC_RLR[15:8]							
7	6	5	4	3	2	1	0
RTC_RLR[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	RTC_RLR	RTC counter reload register. The value 0xFFFFFFFF is invalid.	0x00000000

#### 1.40.8. RTC alarm compare register

<b>RTC_ALM</b>	<b>RTC alarm compare register</b>
Offset Address :	0x1C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
RTC_ALM[31:24]							
23	22	21	20	19	18	17	16
RTC_ALM[23:16]							
15	14	13	12	11	10	9	8
RTC_ALM[15:8]							
7	6	5	4	3	2	1	0
RTC_ALM[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..0	rw	RTC_ALM	RTC alarm compared value register. This register is able to update under RTC_ALM_EN=0. When RTC_ALM_EN=1, update this register may be quite possible to asserted abnormal RTC flag. Refer the detail information in RTC_ALM_EN register description.	0x00000000

#### 1.40.9. RTC capture register

RTC_CAP			RTC capture register						
Offset Address :			0x20		Reset Value :			0x00000000	
31	30	29	28	27	26	25	24		
RTC_CAP[31:24]									
23	22	21	20	19	18	17	16		
RTC_CAP[23:16]									
15	14	13	12	11	10	9	8		
RTC_CAP[15:8]									
7	6	5	4	3	2	1	0		
RTC_CAP[7:0]									

Bit	Attr	Bit Name	Description	Reset
31..0	r	RTC_CAP	RTC counter capture register. See more detail information in RTC_RCR_MDS register descriptions.	0x00000000



## 1.40.10. RTC Register Map

RTC Register Map

Register Number = 9

0	Reserved	0	RTC_IEA	0	Reserved	RTC_KEY[15:0]																1	RTC_EN	0	RTC_RC_START	0	RTC_RLR[31:0]																0	RTC_ALM[31:0]																0																																
1	RTC_ALMF	0	RTC_ALM_IE	0		Reserved																0	RTC_ALM_EN	0		0	Reserved																0	Reserved																0	Reserved																0															
2	RTC_PCF	0	RTC_PC_IE	0	RTC_CK_SEL[1:0]	Reserved																0	Reserved	0		0	Reserved																0	Reserved																0	Reserved																0															
3	RTC_TSF	0	RTC_TS_IE	0		Reserved																0		0		0	Reserved																0	Reserved																0	Reserved																0															
4	RTC_TOF	0	RTC_TIE	0	RTC_CK_DIV[1:0]	Reserved																0	RTC_RCR_MDS [1:0]	0	Reserved	0	Reserved																0	Reserved																0	Reserved																0															
5	RTC_RCRF	0	RTC_RCR_IE	0	Reserved	Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0	Reserved																0
6	Reserved	0	Reserved	0	RTC_CK_PDIV	Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0	Reserved																0
7	Reserved	0		0		Reserved																0		0		0	Reserved																0	Reserved																0	Reserved																0															
8	RTC_CK_STA[3:0]			1		Reserved																0	RTC_OUT_SEL [1:0]	0	Reserved																0	Reserved																0	Reserved																0																	
9				0		Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0																	
10				0		Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0																	
11				0		Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0																	
12				0		Reserved																0	RTC_TS_TRGS [1:0]	0	Reserved																0	Reserved																0	Reserved																0																	
13				0		Reserved																0		0	Reserved																0	Reserved																0	Reserved																0																	
14	Reserved			0		Reserved																0	RTC_OUT_STA	0	Reserved																0	Reserved																0	Reserved																0																	
15				0		Reserved																0	RTC_OUT_LCK	0	Reserved																0	Reserved																0	Reserved																0																	
16				0		Reserved																0	RTC_ALM_WPEN	0	Reserved																0	Reserved																0	Reserved																0																	
17				0		Reserved																0	RTC_PC_WPEN	0	Reserved																0	Reserved																0	Reserved																0																	
18				0		Reserved																0	Reserved	0	Reserved																0	Reserved																0	Reserved																0																	
19				0		Reserved																0	RTC_TF_WPEN	0	Reserved																0	Reserved																0	Reserved																0																	
20				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
21				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
22				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
23				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
24	Reserved			0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
25				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
26				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
27				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
28				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
29				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
30				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
31				0		Reserved																0	Reserved			0	Reserved																0	Reserved																0	Reserved																0															
Offset	Register	0x00	RTC_STA	0x00000100	Reset	0x04	RTC_INT	0x00000000	Reset	0x08	RTC_CLK	0x00000000	Reset	0x0C	RTC_KEY	0x00000001	Reset	0x10	RTC_CR0	0x00000000	Reset	0x14	RTC_CR1	0x00000000	Reset	0x18	RTC_RLR	0x00000000	Reset	0x1C	RTC_ALM	0x00000000	Reset																																																											

0x20	RTC_CAP	RTC_CAP[31:0]																													
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 1.41. APB Control Registers

<b>APB Control</b>	<b>(APB) APB Module Global Control</b>
Base Address :	<b>0x5F000000</b>

## 1.41.1. APB status register

APB_STA	APB status register		
Offset Address :	0x00	Reset Value :	0x03000000

31	30	29	28	27	26	25	24
Reserved				Reserved		APB_OBM1_SW	APB_OBM0_SW
23	22	21	20	19	18	17	16
Reserved			APB_NCO0_OUT	Reserved		APB_OBM1_OUT	APB_OBM0_OUT
15	14	13	12	11	10	9	8
Reserved			APB_NCO0F	Reserved		APB_OBM1F	APB_OBM0F
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..26	-	Reserved	Reserved	0x00
25	r	APB_OBM1_SW	OBM-1 break switching signal status.	0x01
24	r	APB_OBM0_SW	OBM-0 break switching signal status.	0x01
23..21	-	Reserved	Reserved	0x00
20	r	APB_NCO0_OUT	NCO-0 output status bit.	0x00
19..18	-	Reserved	Reserved	0x00
17	r	APB_OBM1_OUT	OBM-1 output signal status.	0x00
16	r	APB_OBM0_OUT	OBM-0 output signal status.	0x00
15..13	-	Reserved	Reserved	0x00
12	rw	APB_NCO0F	NCO-0 adder overflow event detect interrupt flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	APB_OBM1F	OBM-1 break trigger event detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
8	rw	APB_OBM0F	OBM-0 break trigger event detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
7..0	-	Reserved	Reserved	0x00

## 1.41.2. APB interrupt enable register

APB_INT	APB interrupt enable register		
Offset Address :	0x04	Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved			APB_NCO0_IE	Reserved		APB_OBM1_IE	APB_OBM0_IE
7	6	5	4	3	2	1	0
Reserved							APB_IEA

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..16	-	Reserved	Reserved	0x0000
15..13	-	Reserved	Reserved	0x00
12	rw	APB_NCO0_IE	NCO-0 adder overflow event detect interrupt enable. 0 = Disable 1 = Enable	0x00
11..10	-	Reserved	Reserved	0x00
9	rw	APB_OBM1_IE	OBM-1 break trigger event detect interrupt enable. 0 = Disable 1 = Enable	0x00
8	rw	APB_OBM0_IE	OBM-0 break trigger event detect interrupt enable. 0 = Disable 1 = Enable	0x00
7..1	-	Reserved	Reserved	0x00
0	rw	APB_IEA	APB interrupt all enable. When disables, the APB global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.41.3. APB global control register 0

<b>APB_CR0</b>	<b>APB global control register 0</b>
Offset Address :	0x10
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APB_GPR[7:0]							
15	14	13	12	11	10	9	8
APB_IRDAT_MUX[3:0]				APB_IRCLK_MUX[3:0]			
7	6	5	4	3	2	1	0
Reserved		APB_IRDAT_INV	APB_IRCLK_INV	Reserved	Reserved		

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	APB_GPR	General purpose data register bits.	0x00
15..12	rw	APB_IRDAT_MUX	IR data envelope signal source select. 0x0 = DAT0 : Output 0 0x1 = DAT1 0x2 = DAT2 0x3 = DAT3 0x4 = DAT4 0x5 = DAT5 0x6 = DAT6 0x7 = DAT7 0x8 = DAT8 0x9 = DAT9 0xA = DAT10 0xB = DAT11 0xC = DAT12 0xD = DAT13 0xE = DAT14 0xF = DAT15	0x00
11..8	rw	APB_IRCLK_MUX	IR carrier clock source select. 0x0 = CLK0 : Output 0 0x1 = CLK1 0x2 = CLK2 0x3 = CLK3 0x4 = CLK4 0x5 = CLK5	0x00

			0x6 = CLK6 0x7 = CLK7 0x8 = CLK8 0x9 = CLK9 0xA = CLK10 0xB = CLK11 0xC = CLK12 0xD = CLK13 0xE = CLK14 0xF = CLK15	
7..6	-	Reserved	Reserved	0x00
5	rw	APB_IRDAT_INV	IR data envelope signal inverse enable bit. 0 = Disable 1 = Enable	0x00
4	rw	APB_IRCLK_INV	IR clock signal inverse enable bit. 0 = Disable 1 = Enable	0x00
3	-	Reserved	Reserved	0x00
2..0	-	Reserved	Reserved	0x00

#### 1.41.4. APB global control register 1

<b>APB_CR1</b>	<b>APB global control register 1</b>
Offset Address :	0x14
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
APB_TM36_EN2	Reserved			APB_TM26_EN2	Reserved	Reserved	APB_TM20_EN2
23	22	21	20	19	18	17	16
APB_TM16_EN2	Reserved			APB_TM10_EN2	Reserved		APB_TM01_EN2
15	14	13	12	11	10	9	8
APB_TM36_EN	Reserved			APB_TM26_EN	Reserved	Reserved	APB_TM20_EN
7	6	5	4	3	2	1	0
APB_TM16_EN	Reserved			APB_TM10_EN	Reserved		APB_TM01_EN

Bit	Attr	Bit Name	Description	Reset
31	w	APB_TM36_EN2	TM36 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
30..28	-	Reserved	Reserved	0x00
27	w	APB_TM26_EN2	TM26 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
26	-	Reserved	Reserved	0x00
25	-	Reserved	Reserved	0x00
24	w	APB_TM20_EN2	TM20 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
23	w	APB_TM16_EN2	TM16 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
22..21	-	Reserved	Reserved	0x00
20	w	APB_TM10_EN2	TM10 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
19..18	-	Reserved	Reserved	0x00
17	w	APB_TM01_EN2	TM01 2nd Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
16	w	APB_TM00_EN2	TM00 2nd Timer/Counter enable bit. 0 = No : No effect	0x00

			1 = Enable	
15	w	<b>APB_TM36_EN</b>	TM36 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
14..12	-	<b>Reserved</b>	Reserved	0x00
11	w	<b>APB_TM26_EN</b>	TM26 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
10	-	<b>Reserved</b>	Reserved	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	w	<b>APB_TM20_EN</b>	TM20 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
7	w	<b>APB_TM16_EN</b>	TM16 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
6..5	-	<b>Reserved</b>	Reserved	0x00
4	w	<b>APB_TM10_EN</b>	TM10 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1	w	<b>APB_TM01_EN</b>	TM01 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00
0	w	<b>APB_TM00_EN</b>	TM00 main Timer/Counter enable bit. 0 = No : No effect 1 = Enable	0x00

#### 1.41.5. APB global control register 2

<b>APB_CR2</b>	<b>APB global control register 2</b>
Offset Address :	<b>0x18</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>APB_MF1_MUX[2:0]</b>			<b>Reserved</b>	<b>APB_MF0_MUX[2:0]</b>		
23	22	21	20	19	18	17	16
<b>Reserved</b>						<b>APB_MF1_INV</b>	<b>APB_MF0_INV</b>
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>APB_ITR7_MUX[3:0]</b>				<b>Reserved</b>	<b>APB_ITR6_MUX[2:0]</b>		

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30..28	rw	<b>APB_MF1_MUX</b>	MF_S1 signal source select. 0x0 = SIG0 : URT1_NSS (master SPI NSS output) 0x1 = SIG1 : URT1_BRO 0x2 = SIG2 : URT1_DE 0x3 = SIG3 : URT1_RTS 0x4 = SIG4 : Reserved (USB_S1) 0x5 = SIG5 : CAN0_S1 0x6 = SIG6 : LCD_S1 0x7 = SIG7 : Reserved	0x00
27	-	<b>Reserved</b>	Reserved	0x00
26..24	rw	<b>APB_MF0_MUX</b>	MF_S0 signal source select. 0x0 = SIG0 : URT0_NSS (master SPI NSS output) 0x1 = SIG1 : URT0_BRO 0x2 = SIG2 : URT0_DE 0x3 = SIG3 : URT0_RTS 0x4 = SIG4 : Reserved (USB_S0)	0x00

			0x5 = SIG5 : CAN0_S0 0x6 = SIG6 : LCD_S0 0x7 = SIG7 : Reserved	
23..18	-	Reserved	Reserved	0x00
17	rw	APB_MF1_INV	MF_S1 output signal inverse enable. 0 = Disable 1 = Enable	0x00
16	rw	APB_MF0_INV	MF_S0 output signal inverse enable. 0 = Disable 1 = Enable	0x00
15..8	-	Reserved	Reserved	0x00
7..4	rw	APB_ITR7_MUX	Timer internal common trigger source ITR7 source select. See the [Timer Common ITR6/ITR7 Signals Table] for more information. 0x0 = TRG0 0x1 = TRG1 0x2 = TRG2 0x3 = TRG3 0x4 = TRG4 0x5 = TRG5 0x6 = TRG6 0x7 = TRG7 0x8 = TRG8 0x9 = TRG9 0xA = TRG10 0xB = TRG11	0x00
3	-	Reserved	Reserved	0x00
2..0	rw	APB_ITR6_MUX	Timer internal common trigger source ITR6 source select. See the [Timer Common ITR6/ITR7 Signals Table] for more information. 0x0 = TRG0 0x1 = TRG1 0x2 = TRG2 0x3 = TRG3 0x4 = TRG4 0x5 = TRG5 0x6 = TRG6 0x7 = TRG7	0x00

#### 1.41.6. APB OBM0 control register-0

APB_OBM0		APB OBM0 control register-0					
Offset Address :		0x20		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved				APB_OBM0_BKS2[3:0]			
23	22	21	20	19	18	17	16
APB_OBM0_BKS1[3:0]				APB_OBM0_BKS0[3:0]			
15	14	13	12	11	10	9	8
Reserved				APB_OBM0_BKN2 APB_OBM0_BKN1 APB_OBM0_BKN0			
7	6	5	4	3	2	1	0
Reserved		APB_OBM0_LCK	APB_OBM0_STA	Reserved		APB_OBM0_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..24	rw	APB_OBM0_BKS2	OBM0 break signal source channel-2 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3	0x00

			0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	
23..20	rw	APB_OBM0_BKS1	OBM0 break signal source channel-1 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
19..16	rw	APB_OBM0_BKS0	OBM0 break signal source channel-0 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	APB_OBM0_BKN2	OBM0 break source-2 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
9	rw	APB_OBM0_BKN1	OBM0 break source-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
8	rw	APB_OBM0_BKN0	OBM0 break source-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	APB_OBM0_LCK	OBM0 break switching signal initial state write control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked	0x00



			1 = Un-Locked	
4	rw	APB_OBM0_STA	OBM0 break switching signal initial state. The bit is written effectively only by written 1 to APB_OBM0_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3..2	-	Reserved	Reserved	0x00
1..0	rw	APB_OBM0_MDS	OBM0 break operation mode select. User selects the mode to control the APB_OBM0_SW signal. When selects AND, the APB_OBM0_SW signal is directly controlled by the AND signal of all break channels' output. When selects CLR/SET/TOGGLE, the APB_OBM0_SW signal is controlled by STA(APB_OBM0_STA) bit and can update by firmware. 0x0 = AND : AND signal of all break channels' output 0x1 = CLR : STA bit is cleared by falling edge of OR signal 0x2 = SET : STA bit is set by falling edge of OR signal 0x3 = TOGGLE : STA bit is toggle by falling edge of OR signal	0x00

#### 1.41.7. APB OBM0 control register-1

<b>APB_OBM01</b>	<b>APB OBM0 control register-1</b>
Offset Address :	0x24
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APB_OBM0_MUX1[3:0]				APB_OBM0_MUX0[3:0]			
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		APB_OBM0_FCKS[1:0]		Reserved	APB_OBM0_POL	APB_OBM0_INV1	APB_OBM0_INV0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	rw	APB_OBM0_MUX1	OBM0 output source channel-1 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7 0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	0x00
19..16	rw	APB_OBM0_MUX0	OBM0 output source channel-0 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7	0x00

			0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	APB_OBM0_FCKS	OBM0 output deglitch filter clock source select. The filter is filtering the output signal by sampling 3-times. 0x0 = Disable 0x1 = APB : CLK_APB 0x2 = APB_DIV8 : CLK_APB divide by 8 0x3 = TM00_TRGO	0x00
3	-	Reserved	Reserved	0x00
2	rw	APB_OBM0_POL	OBM0 output signal inverse enable bit. 0 = Disable 1 = Enable	0x00
1	rw	APB_OBM0_INV1	OBM0 source channel-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
0	rw	APB_OBM0_INV0	OBM0 source channel-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00

## 1.41.8. APB OBM1 control register-0

<b>APB_OBM10</b>	<b>APB OBM1 control register-0</b>
Offset Address :	0x28
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved				APB_OBM1_BKS2[3:0]			
23	22	21	20	19	18	17	16
APB_OBM1_BKS1[3:0]				APB_OBM1_BKS0[3:0]			
15	14	13	12	11	10	9	8
Reserved				APB_OBM1_BKN2 APB_OBM1_BKN1 APB_OBM1_BKN0			
7	6	5	4	3	2	1	0
Reserved		APB_OBM1_LCK	APB_OBM1_STA	Reserved		APB_OBM1_MDS[1:0]	

Bit	Attr	Bit Name	Description	Reset
31..28	-	Reserved	Reserved	0x00
27..24	rw	APB_OBM1_BKS2	OBM1 break signal source channel-2 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00

23..20	rw	<b>APB_OBM1_BKS1</b>	OBM1 break signal source channel-1 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
19..16	rw	<b>APB_OBM1_BKS0</b>	OBM1 break signal source channel-0 select. 0x0 = BK0 : Output 1 0x1 = BK1 0x2 = BK2 0x3 = BK3 0x4 = BK4 0x5 = BK5 0x6 = BK6 0x7 = BK7 0x8 = BK8 0x9 = BK9 0xA = BK10 0xB = BK11 0xC = BK12 0xD = BK13 0xE = BK14 0xF = BK15	0x00
15..11	-	<b>Reserved</b>	Reserved	0x00
10	rw	<b>APB_OBM1_BKN2</b>	OBM1 break source-2 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
9	rw	<b>APB_OBM1_BKN1</b>	OBM1 break source-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
8	rw	<b>APB_OBM1_BKN0</b>	OBM1 break source-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>APB_OBM1_LCK</b>	OBM1 break switching signal initial state write control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked 1 = Un-Locked	0x00
4	rw	<b>APB_OBM1_STA</b>	OBM1 break switching signal initial state. The bit is written effectively only by written 1 to APB_OBM1_LCK simultaneously. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
3..2	-	<b>Reserved</b>	Reserved	0x00
1..0	rw	<b>APB_OBM1_MDS</b>	OBM1 break operation mode select. User select the mode to control the APB_OBM1_SW signal. When selects AND, the APB_OBM1_SW signal is directly controlled by the AND signal of all break channels' output. When selects CLR/SET/TOGGLE, the APB_OBM1_SW signal is controlled	0x00

		by STA(APB_OBM1_STA) bit and can update by firmware. 0x0 = AND : AND signal of all break channels' output 0x1 = CLR : STA bit is cleared by falling edge of OR signal 0x2 = SET : STA bit is set by falling edge of OR signal 0x3 = TOGGLE : STA bit is toggle by falling edge of OR signal	
--	--	---	--

#### 1.41.9. APB OBM1 control register-1

<b>APB_OBM1</b>	<b>APB OBM1 control register-1</b>
Offset Address :	<b>0x2C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APB_OBM1_MUX1[3:0]				APB_OBM1_MUX0[3:0]			
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved		APB_OBM1_FCKS[1:0]		Reserved	APB_OBM1_POL	APB_OBM1_INV1	APB_OBM1_INV0

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..20	rw	APB_OBM1_MUX1	OBM1 output source channel-1 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7 0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	0x00
19..16	rw	APB_OBM1_MUX0	OBM1 output source channel-0 signal select. 0x0 = SR0 : Output 0 0x1 = SR1 0x2 = SR2 0x3 = SR3 0x4 = SR4 0x5 = SR5 0x6 = SR6 0x7 = SR7 0x8 = SR8 0x9 = SR9 0xA = SR10 0xB = SR11 0xC = SR12 0xD = SR13 0xE = SR14 0xF = SR15	0x00
15..8	-	Reserved	Reserved	0x00
7..6	-	Reserved	Reserved	0x00
5..4	rw	APB_OBM1_FCKS	OBM1 output deglitch filter clock source select. The filter is filtering the output signal by sampling 3-times.	0x00

			0x0 = Disable 0x1 = APB : CLK_APB 0x2 = APB_DIV8 : CLK_APB divide by 8 0x3 = TM00_TRGO	
3	-	Reserved	Reserved	0x00
2	rw	APB_OBM1_POL	OBM1 output signal inverse enable bit. 0 = Disable 1 = Enable	0x00
1	rw	APB_OBM1_INV1	OBM1 source channel-1 signal inverse enable bit. 0 = Disable 1 = Enable	0x00
0	rw	APB_OBM1_INV0	OBM1 source channel-0 signal inverse enable bit. 0 = Disable 1 = Enable	0x00

#### 1.41.10. APB NCO0 increment register

<b>APB_NCO0</b>	<b>APB NCO0 increment register</b>
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	APB_NCO0_CKS[2:0]			Reserved	APB_NCO0_MDS	APB_NCO0_INV	APB_NCO0_EN
23	22	21	20	19	18	17	16
Reserved				APB_NCO0_INC[19:16]			
15	14	13	12	11	10	9	8
APB_NCO0_INC[15:8]							
7	6	5	4	3	2	1	0
APB_NCO0_INC[7:0]							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	rw	APB_NCO0_CKS	NCO input clock source select. 0x0 = CK_IHRCO 0x1 = CK_PLL 0x2 = CK_APB 0x3 = CK_LS 0x4 = TM00_TRGO 0x5 = NCO_CK0	0x00
27	-	Reserved	Reserved	0x00
26	rw	APB_NCO0_MDS	NCO output mode select. The NCO output frequency needs to be smaller than 1/4 APB clock frequency. 0 = FDC : fixed duty cycle mode 1 = PFM : pulse frequency mode	0x00
25	rw	APB_NCO0_INV	NCO output inverse enable. 0 = Disable 1 = Enable	0x00
24	rw	APB_NCO0_EN	NCO enable bit. 0 = Disable 1 = Enable	0x00
23..20	-	Reserved	Reserved	0x00
19..0	rw	APB_NCO0_INC	NCO adder increment value. The register value needs to be equal or smaller than 2 <sup>19</sup> .	0x000000

#### 1.41.11. APB NCO0 accumulator register

<b>APB_NCO01</b>	<b>APB NCO0 accumulator register</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved					APB_NCO0_PWS[2:0]		

23	22	21	20	19	18	17	16
Reserved				APB_NCO0_ACC[19:16]			
15	14	13	12	11	10	9	8
APB_NCO0_ACC[15:8]							
7	6	5	4	3	2	1	0
APB_NCO0_ACC[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..27	-	Reserved	Reserved	0x00
26..24	rw	APB_NCO0_PWS	NCO PFM mode output pulse width select. 0x0 = CK1 : 1 CK_NCO clock period 0x1 = CK2 : 2 CK_NCO clock period 0x2 = CK4 : 4 CK_NCO clock period 0x3 = CK8 : 8 CK_NCO clock period 0x4 = CK16 : 16 CK_NCO clock period 0x5 = CK32 : 32 CK_NCO clock period 0x6 = CK64 : 64 CK_NCO clock period 0x7 = CK128 : 128 CK_NCO clock period	0x00
23..20	-	Reserved	Reserved	0x00
19..0	rw	APB_NCO0_ACC	NCO adder accumulator store data. The read value will be the transient value of the adder value. It is strongly suggestion that this register is not to changed by write access during the accumulator working.	0x000000

## 1.41.12. APB Register Map

APB Register Map

Register Number = 11

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	APB_STA	Reserved										Reserved										Reserved										APB_STA	
Reset	0x03000000	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	APB_INT	Reserved										Reserved										Reserved										APB_INT	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	APB_CR0	Reserved										APB_CR0										Reserved										APB_CR0	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	APB_CR1	Reserved										APB_CR1										Reserved										APB_CR1	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	APB_CR2	Reserved										APB_CR2										Reserved										APB_CR2	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	APB_OBM0	Reserved										APB_OBM0										Reserved										APB_OBM0	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	APB_OBM1	Reserved										APB_OBM1										Reserved										APB_OBM1	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	APB_OBM10	Reserved										APB_OBM10										Reserved										APB_OBM10	
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MG32F02N Register Definitions (2025\_0401) Page-616



## 1.42. APX Control Registers

**APX Control****(APX) APB Module Extended Control**Base Address : **0x5F010000**

## 1.42.1. APB status register

**APX\_STA****APB status register**Offset Address : **0x00**Reset Value : **0x00000000**

31	30	29	28	27	26	25	24
APX_ASB3_TCF	APX_ASB2_TCF	APX_ASB1_TCF	APX_ASB0_TCF	Reserved		APX_CCL1_OUT	APX_CCL0_OUT
23	22	21	20	19	18	17	16
APX_ASB3_TXF	APX_ASB2_TXF	APX_ASB1_TXF	APX_ASB0_TXF	Reserved		APX_CCL1F	APX_CCL0F
15	14	13	12	11	10	9	8
Reserved		APX_SDTF5	APX_SDTF4	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved				APX_ASB3_BUSYF	APX_ASB2_BUSYF	APX_ASB1_BUSYF	APX_ASB0_BUSYF

Bit	Attr	Bit Name	Description	Reset
31	rw	APX_ASB3_TCF	ASB channel-3 transmission complete flag. When both data FIFO and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
30	rw	APX_ASB2_TCF	ASB channel-2 transmission complete flag. When both data FIFO and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
29	rw	APX_ASB1_TCF	ASB channel-1 transmission complete flag. When both data FIFO and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
28	rw	APX_ASB0_TCF	ASB channel-0 transmission complete flag. When both data FIFO and shift buffer shift out complete, then set this flag. (set by hardware and clear by hardware or software writing 1) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
27..26	-	Reserved	Reserved	0x00
25	r	APX_CCL1_OUT	CCL-1 output status bit.	0x00
24	r	APX_CCL0_OUT	CCL-0 output status bit.	0x00
23	rw	APX_ASB3_TXF	ASB channel-3 transmission data threshold low flag (set by hardware and clear by hardware or software writing 1). When transmitted FIFO is below low threshold, this flag is set. This bit is cleared when APX_ASBn_DAT is written or this flag set to 1 by software. (n = 0~3) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
22	rw	APX_ASB2_TXF	ASB channel-2 transmission data threshold low flag (set by hardware and clear by hardware or software writing 1). When transmitted FIFO is below low threshold, this flag is set. This bit is cleared when APX_ASBn_DAT is written or this flag set to 1 by software. (n = 0~3) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
21	rw	APX_ASB1_TXF	ASB channel-1 transmission data threshold low flag (set by hardware and clear by hardware or software writing 1). When transmitted FIFO is below low threshold, this flag is set. This bit is cleared when APX_ASBn_DAT is written or this flag set to 1 by	0x00

			software. (n = 0~3) 0 = Normal (No event occurred) 1 = Happened (Event happened)	
20	rw	APX_ASB0_TXF	ASB channel-0 transmission data threshold low flag (set by hardware and clear by hardware or software writing 1). When transmitted FIFO is below low threshold, this flag is set. This bit is cleared when APX_ASBn_DAT is written or this flag set to 1 by software. (n = 0~3) 0 = Normal (No event occurred) 1 = Happened (Event happened)	0x00
19..18	-	Reserved	Reserved	0x00
17	rw	APX_CCL1F	CCL-1 output low-to-high detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
16	rw	APX_CCL0F	CCL-0 output low-to-high detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	APX_SDTF5	SDT state procedures-5 detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
12	rw	APX_SDTF4	SDT state procedures-4 detect flag. (set by hardware and clear by software writing 1) 0 = Normal (No event occurred) 1 = Happened (reset event happened)	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3	r	APX_ASB3_BUSYF	ASB channel-3 data transfer busy flag.	0x00
2	r	APX_ASB2_BUSYF	ASB channel-2 data transfer busy flag.	0x00
1	r	APX_ASB1_BUSYF	ASB channel-1 data transfer busy flag.	0x00
0	r	APX_ASB0_BUSYF	ASB channel-0 data transfer busy flag.	0x00

### 1.42.2. APX interrupt enable register

APX_INT		APX interrupt enable register					
Offset Address :		0x04		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
APX_ASB3_TCIE	APX_ASB2_TCIE	APX_ASB1_TCIE	APX_ASB0_TCIE	Reserved			
23	22	21	20	19	18	17	16
APX_ASB3_TIE	APX_ASB2_TIE	APX_ASB1_TIE	APX_ASB0_TIE	Reserved		APX_CCL1_IE	APX_CCL0_IE
15	14	13	12	11	10	9	8
Reserved		APX_SDT_IE5	APX_SDT_IE4	Reserved	Reserved	Reserved	Reserved
7	6	5	4	3	2	1	0
Reserved				Reserved			APX_IEA

Bit	Attr	Bit Name	Description	Reset
31	rw	APX_ASB3_TCIE	ASB channel-3 transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
30	rw	APX_ASB2_TCIE	ASB channel-2 transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable	0x00

			1 = Enable	
29	rw	APX_ASB1_TCIE	ASB channel-1 transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
28	rw	APX_ASB0_TCIE	ASB channel-0 transmission complete interrupt enable. (set by hardware and clear by hardware or software writing 1) 0 = Disable 1 = Enable	0x00
27..24	-	Reserved	Reserved	0x00
23	rw	APX_ASB3_TIE	ASB channel-3 transmit data register empty interrupt enable. 0 = Disable 1 = Enable	0x00
22	rw	APX_ASB2_TIE	ASB channel-2 transmit data register empty interrupt enable. 0 = Disable 1 = Enable	0x00
21	rw	APX_ASB1_TIE	ASB channel-1 transmit data register empty interrupt enable. 0 = Disable 1 = Enable	0x00
20	rw	APX_ASB0_TIE	ASB channel-0 transmit data register empty interrupt enable. 0 = Disable 1 = Enable	0x00
19..18	-	Reserved	Reserved	0x00
17	rw	APX_CCL1_IE	CCL-1 output low-to-high detect interrupt enable. 0 = Disable 1 = Enable	0x00
16	rw	APX_CCL0_IE	CCL-0 output low-to-high detect interrupt enable. 0 = Disable 1 = Enable	0x00
15..14	-	Reserved	Reserved	0x00
13	rw	APX_SDT_IE5	SDT state procedure-5 detect interrupt enable. (User definition mode procedure) 0 = Disable 1 = Enable	0x00
12	rw	APX_SDT_IE4	SDT state procedure-4 detect interrupt enable. (User definition mode procedure) 0 = Disable 1 = Enable	0x00
11	-	Reserved	Reserved	0x00
10	-	Reserved	Reserved	0x00
9	-	Reserved	Reserved	0x00
8	-	Reserved	Reserved	0x00
7..4	-	Reserved	Reserved	0x00
3..1	-	Reserved	Reserved	0x00
0	rw	APX_IEA	APX interrupt all enable. When disables, the APX global all interrupt event are disabled. When enables, the related event interrupt enable bit is to enable or disable the interrupt. 0 = Disable 1 = Enable	0x00

### 1.42.3. APX control register 0

APX_CR0		APX control register 0					
Offset Address :		0x10		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved	APX_ASB_SYNC	APX_ASB_IDLE	APX_ASB_RST	Reserved		APX_ASB_SYEN	APX_ASB_CINV
23	22	21	20	19	18	17	16
Reserved				APX_ASB3_ENX	APX_ASB2_ENX	APX_ASB1_ENX	APX_ASB0_ENX
15	14	13	12	11	10	9	8

Reserved							
7	6	5	4	3	2	1	0
Reserved							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	rw	APX_ASB_SYNC	ASB SYNC code setting. 0 = Code0 1 = Code1	0x00
29	rw	APX_ASB_IDLE	ASB IDLE state level setting. 0 = Low 1 = High	0x00
28	rw	APX_ASB_RST	ASB RESET code level setting. 0 = Low 1 = High	0x00
27..26	-	Reserved	Reserved	0x00
25	rw	APX_ASB_SYEN	ASB RESET code synchronous mode enable. 0 = Disable 1 = Enable	0x00
24	rw	APX_ASB_CINV	ASB shift clock output signal inverse enable. 0 = Disable 1 = Enable	0x00
23..20	-	Reserved	Reserved	0x00
19	rw	APX_ASB3_ENX	ASB channel-3 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB3_EN. 0 = Disable 1 = Enable	0x00
18	rw	APX_ASB2_ENX	ASB channel-2 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB2_EN. 0 = Disable 1 = Enable	0x00
17	rw	APX_ASB1_ENX	ASB channel-1 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB1_EN. 0 = Disable 1 = Enable	0x00
16	rw	APX_ASB0_ENX	ASB channel-0 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB0_EN. 0 = Disable 1 = Enable	0x00
15..0	-	Reserved	Reserved	0x0000

#### 1.42.4. APX control register 1

APX_CR1		APX control register 1					
Offset Address :		0x14		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
APX_ASB_CNT[4:0]				APX_ASB_PSC[2:0]			
23	22	21	20	19	18	17	16
APX_ASB_TRST[7:0]							
15	14	13	12	11	10	9	8
Reserved				APX_ASB_T1H[4:0]			
7	6	5	4	3	2	1	0
Reserved				APX_ASB_T0H[4:0]			

Bit	Attr	Bit Name	Description	Reset
-----	------	----------	-------------	-------

31..27	rw	<b>APX_ASB_CNT</b>	ASB output bit time counter. The counter is also as the shift clock CK_ASB_SF divider. The value range 1~31 is indicated counting value 2~32.	0x00
26..24	rw	<b>APX_ASB_PSC</b>	ASB clock CK_ASB prescaler. The value range 0~7 is indicated divider 1~8.	0x00
23..16	rw	<b>APX_ASB_TRST</b>	ASB reset code time. Reset Code time = $T(CK\_ASB\_SF) * (APX\_ASBn\_TRST + 1)$	0x00
15..13	-	<b>Reserved</b>	Reserved	0x00
12..8	rw	<b>APX_ASB_T1H</b>	ASB code-1 high time. Code-1 high time = $T(CK\_ASB) * (APX\_ASBn\_T1H + 1) / (APX\_ASBn\_DIV + 1)$	0x00
7..5	-	<b>Reserved</b>	Reserved	0x00
4..0	rw	<b>APX_ASB_T0H</b>	ASB code-0 high time. Code-0 high time = $T(CK\_ASB) * (APX\_ASBn\_T0H + 1) / (APX\_ASBn\_DIV + 1)$	0x00

### 1.42.5. APX ASB data register

<b>APX_ASBDAT</b>	<b>APX ASB data register</b>
Offset Address :	<b>0x1C</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>APX_ASB3_DATX[7:0]</b>							
23	22	21	20	19	18	17	16
<b>APX_ASB2_DATX[7:0]</b>							
15	14	13	12	11	10	9	8
<b>APX_ASB1_DATX[7:0]</b>							
7	6	5	4	3	2	1	0
<b>APX_ASB0_DATX[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	w	<b>APX_ASB3_DATX</b>	ASB channel-3 transmitted data register. Write this register will clear the APX_ASB3_TXF. This register is as same as APX_ASB3_DAT.	0x00
23..16	w	<b>APX_ASB2_DATX</b>	ASB channel-2 transmitted data register. Write this register will clear the APX_ASB2_TXF. This register is as same as APX_ASB2_DAT.	0x00
15..8	w	<b>APX_ASB1_DATX</b>	ASB channel-1 transmitted data register. Write this register will clear the APX_ASB1_TXF. This register is as same as APX_ASB1_DAT.	0x00
7..0	w	<b>APX_ASB0_DATX</b>	ASB channel-0 transmitted data register. Write this register will clear the APX_ASB0_TXF. This register is as same as APX_ASB0_DAT.	0x00

### 1.42.6. APX CCL0 control register-0

<b>APX_CCL00</b>	<b>APX CCL0 control register-0</b>
Offset Address :	<b>0x20</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>	<b>Reserved</b>	<b>Reserved</b>				<b>APX_CCL0_SQIN[1:0]</b>	
23	22	21	20	19	18	17	16
<b>APX_CCL0_TRUTH[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>		<b>APX_CCL0_DIV[1:0]</b>		<b>APX_CCL0_INV</b>	<b>APX_CCL0_SQSEL[2:0]</b>		
7	6	5	4	3	2	1	0
<b>APX_CCL0_EDSEL[1:0]</b>		<b>APX_CCL0_FTSEL[1:0]</b>		<b>Reserved</b>		<b>APX_CCL0_TEN</b>	<b>APX_CCL0_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	-	<b>Reserved</b>	Reserved	0x00
30	-	<b>Reserved</b>	Reserved	0x00

29..26	-	Reserved	Reserved	0x00
25..24	rw	APX_CCL0_SQIN	CCL sequential logic input CCL_S0 select. 0x0 = 0 0x1 = 1 0x2 = CCL_S1 0x3 = CCL_E1	0x00
23..16	rw	APX_CCL0_TRUTH	CCL lookup truth table output value definitions for mapping input states. OUT : IN0, IN1, IN2 [0] : 0, 0, 0 [1] : 0, 0, 1 [2] : 0, 1, 0 [3] : 0, 1, 1 [4] : 1, 0, 0 [5] : 1, 0, 1 [6] : 1, 1, 0 [7] : 1, 1, 1	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	APX_CCL0_DIV	CCL internal clock input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11	rw	APX_CCL0_INV	CCL output inverse enable bit. 0 = Disable 1 = Enable	0x00
10..8	rw	APX_CCL0_SQSEL	CCL sequential logic mode select. 0x0 = Disable 0x1 = DFF : D flip flop 0x2 = JK : JK flip flop 0x3 = DLH : D latch 0x4 = RS : RS latch	0x00
7..6	rw	APX_CCL0_EDSEL	CCL edge detector mode select. 0x0 = Disable 0x1 = Rising 0x2 = Falling 0x3 = Dual-edge	0x00
5..4	rw	APX_CCL0_FTSEL	CCL filter select. 0x0 = Disable 0x1 = SYNC : Synchronizer enabled 0x2 = FILTER : Filter enabled 0x3 = Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	APX_CCL0_TEN	CCL truth table enable bit. 0 = Disable 1 = Enable	0x00
0	rw	APX_CCL0_EN	CCL enable bit. 0 = Disable 1 = Enable	0x00

#### 1.42.7. APX CCL0 control register-1

APX_CCL01		APX CCL0 control register-1					
Offset Address :		0x24		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8

Reserved				APX_CCL0_MUX2[3:0]			
7	6	5	4	3	2	1	0
APX_CCL0_MUX1[3:0]				APX_CCL0_MUX0[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	APX_CCL0_MUX2	CCL IN2 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal 0x3 = IN03 : PC1 0x4 = IN04 : PA10 0x5 = IN05 : PB2 0x6 = IN06 : PB10 0x7 = IN07 : PE2 0x8 = IN08 : ADC0_OUT 0x9 = IN09 : URT4_TX 0xA = IN0A : SPI0_CLK 0xB = IN0B : TM36_OC2 0xC = IN0C : TM20_OC00 0xD = IN0D : SDT_P0 0xE = IN0E : OBM_I1 0xF = IN0F : Reserved	0x00
7..4	rw	APX_CCL0_MUX1	CCL IN1 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal 0x3 = IN03 : PB3 0x4 = IN04 : PA9 0x5 = IN05 : PB1 0x6 = IN06 : PB9 0x7 = IN07 : PE1 0x8 = IN08 : CMP1_OUT 0x9 = IN09 : URT1_TX 0xA = IN0A : SPI0_MISO (output for SPI slave mode) 0xB = IN0B : TM36_OC10 0xC = IN0C : TM26_OC10 0xD = IN0D : SDT_I1 0xE = IN0E : OBM_I0 0xF = IN0F : Reserved	0x00
3..0	rw	APX_CCL0_MUX0	CCL IN0 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal 0x3 = IN03 : PB11 0x4 = IN04 : PA8 0x5 = IN05 : PB0 0x6 = IN06 : PB8 0x7 = IN07 : PE0 0x8 = IN08 : CMP0_OUT 0x9 = IN09 : URT0_TX 0xA = IN0A : SPI0_MOSI (output for SPI master mode) 0xB = IN0B : TM36_OC00 0xC = IN0C : TM26_OC00 0xD = IN0D : SDT_I0 0xE = IN0E : OBM_P0 0xF = IN0F : Reserved	0x00

#### 1.42.8. APX CCL1 control register-0

<b>APX_CCL10</b>	<b>APX CCL1 control register-0</b>
Offset Address :	<b>0x28</b>
Reset Value :	<b>0x00000000</b>

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved				APX_CCL1_SQIN[1:0]	
23	22	21	20	19	18	17	16
APX_CCL1_LUT[7:0]							
15	14	13	12	11	10	9	8
Reserved		APX_CCL1_DIV[1:0]		APX_CCL1_INV	APX_CCL1_SQSEL[2:0]		
7	6	5	4	3	2	1	0
APX_CCL1_EDSEL[1:0]		APX_CCL1_FTSEL[1:0]		Reserved		APX_CCL1_TEN	APX_CCL1_EN

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30	-	Reserved	Reserved	0x00
29..26	-	Reserved	Reserved	0x00
25..24	rw	APX_CCL1_SQIN	CCL sequential logic input CCL_S1 select. 0x0 = 0 0x1 = 1 0x2 = Reserved 0x3 = Reserved	0x00
23..16	rw	APX_CCL1_LUT	CCL lookup truth table output value definitions for mapping input states. OUT : IN0, IN1, IN2 [0] : 0, 0, 0 [1] : 0, 0, 1 [2] : 0, 1, 0 [3] : 0, 1, 1 [4] : 1, 0, 0 [5] : 1, 0, 1 [6] : 1, 1, 0 [7] : 1, 1, 1	0x00
15..14	-	Reserved	Reserved	0x00
13..12	rw	APX_CCL1_DIV	CCL internal clock input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
11	rw	APX_CCL1_INV	CCL output inverse enable bit. 0 = Disable 1 = Enable	0x00
10..8	rw	APX_CCL1_SQSEL	CCL sequential logic mode select. 0x0 = Disable 0x1 = DFF : D flip flop 0x2 = JK : JK flip flop 0x3 = DLH : D latch 0x4 = RS : RS latch	0x00
7..6	rw	APX_CCL1_EDSEL	CCL edge detector mode select. 0x0 = Disable 0x1 = Rising 0x2 = Falling 0x3 = Dual-edge	0x00
5..4	rw	APX_CCL1_FTSEL	CCL filter select. 0x0 = Disable 0x1 = SYNC : Synchronizer enabled 0x2 = FILTER : Filter enabled 0x3 = Reserved	0x00
3..2	-	Reserved	Reserved	0x00
1	rw	APX_CCL1_TEN	CCL truth table enable bit. 0 = Disable	0x00



			1 = Enable	
0	rw	APX_CCL1_EN	CCL enable bit. 0 = Disable 1 = Enable	0x00

## 1.42.9. APX CCL1 control register-1

<b>APX_CCL11</b>	<b>APX CCL1 control register-1</b>
Offset Address :	0x2C
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved				APX_CCL1_MUX2[3:0]			
7	6	5	4	3	2	1	0
APX_CCL1_MUX1[3:0]				APX_CCL1_MUX0[3:0]			

Bit	Attr	Bit Name	Description	Reset
31..16	-	Reserved	Reserved	0x0000
15..12	-	Reserved	Reserved	0x00
11..8	rw	APX_CCL1_MUX2	CCL IN2 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal 0x3 = IN03 : PC1 0x4 = IN04 : PA10 0x5 = IN05 : PB2 0x6 = IN06 : PB10 0x7 = IN07 : PE2 0x8 = IN08 : ADC0_OUT 0x9 = IN09 : URT4_TX 0xA = IN0A : SPI0_CLK 0xB = IN0B : TM36_OC2 0xC = IN0C : TM20_OC00 0xD = IN0D : SDT_P0 0xE = IN0E : OBM_I1 0xF = IN0F : Reserved	0x00
7..4	rw	APX_CCL1_MUX1	CCL IN1 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal 0x3 = IN03 : PB3 0x4 = IN04 : PA9 0x5 = IN05 : PB1 0x6 = IN06 : PB9 0x7 = IN07 : PE1 0x8 = IN08 : CMP1_OUT 0x9 = IN09 : URT1_TX 0xA = IN0A : SPI0_MISO (output for SPI slave mode) 0xB = IN0B : TM36_OC10 0xC = IN0C : TM26_OC10 0xD = IN0D : SDT_I1 0xE = IN0E : OBM_I0 0xF = IN0F : Reserved	0x00
3..0	rw	APX_CCL1_MUX0	CCL IN0 input Mux select. 0x0 = Disable : Mask input 0x1 = IN01 : Feedback from CCLn_SEQ signal 0x2 = IN02 : Link from CCLn_AO signal	0x00

		0x3 = IN03 : PB11 0x4 = IN04 : PA8 0x5 = IN05 : PB0 0x6 = IN06 : PB8 0x7 = IN07 : PE0 0x8 = IN08 : CMP0_OUT 0x9 = IN09 : URT0_TX 0xA = IN0A : SPI0_MOSI (output for SPI master mode) 0xB = IN0B : TM36_OC00 0xC = IN0C : TM26_OC00 0xD = IN0D : SDT_I0 0xE = IN0E : OBM_P0 0xF = IN0F : Reserved	
--	--	--	--

## 1.42.10. APX SDT control register-0

APX_SDT0	APX SDT control register-0
Offset Address :	0x40
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
APX_SDT_LCK	APX_SDT_PSTA	Reserved				Reserved	
23	22	21	20	19	18	17	16
APX_SDT_DEG	Reserved			Reserved	Reserved		
15	14	13	12	11	10	9	8
Reserved				APX_SDT_PSEL[3:0]			
7	6	5	4	3	2	1	0
APX_SDT_PMDS	Reserved	APX_SDT_DIV[1:0]		Reserved		Reserved	APX_SDT_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	APX_SDT_LCK	APX_SDT_PSTA register write access protected control. When locked, disables the register bit write access. Hardware auto clear after register write access. 0 = Locked (enable chip hardware control) 1 = Un-Locked (disable chip hardware control)	0x00
30	rw	APX_SDT_PSTA	SDT pin SDT_P0 output initial state. The bit is written effectively only by written 1 to APX_SDT_LCK simultaneously. When APX_SDT_PMDS = 'Normal', the bit is no effect and the SDT_P0 output is directly outputted the high active signal. 0 = 0 (Output 0) 1 = 1 (Output 1)	0x00
29..25	-	Reserved	Reserved	0x00
24	-	Reserved	Reserved	0x00
23	rw	APX_SDT_DEG	SDT input signals SDT_I0, SDT_I1 deglitch function enable bit. When enables, these two signals will be enabling the deglitch function with 1/2 APB clock width. 0 = Disable 1 = Enable	0x00
22..20	-	Reserved	Reserved	0x00
19	-	Reserved	Reserved	0x00
18..16	-	Reserved	Reserved	0x00
15..12	-	Reserved	Reserved	0x00
11..8	rw	APX_SDT_PSEL	SDT output pin SDT_P0 source select. 0x0 = Reserved 0x1 = Reserved 0x2 = Reserved 0x3 = Reserved 0x4 = PROC4 : state procedure-4 detect event 0x5 = PROC5 : state procedure-5 detect event 0x6 = Reserved 0x7 = Reserved	0x00

			0x8 = Reserved 0x9 = Reserved 0xA = Reserved	
7	rw	APX_SDT_PMDS	SDT pin SDT_P0 output mode select. 0 = Normal : signal directly output 1 = Toggle : output toggle by detect event	0x00
6	-	Reserved	Reserved	0x00
5..4	rw	APX_SDT_DIV	SDT internal clock input divider. 0x0 = DIV1 : divided by 1 0x1 = DIV2 : divided by 2 0x2 = DIV4 : divided by 4 0x3 = DIV8 : divided by 8	0x00
3..2	-	Reserved	Reserved	0x00
1	-	Reserved	Reserved	0x00
0	rw	APX_SDT_EN	SDT state detector enable bit. 0 = Disable 1 = Enable	0x00

#### 1.42.11. APX SDT control register-1

<b>APX_SDT1</b>	<b>APX SDT control register-1</b>
Offset Address :	0x44
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved	APX_SDT_P5E[2:0]			APX_SDT_P5I[1:0]		APX_SDT_P5S[9:8]	
23	22	21	20	19	18	17	16
APX_SDT_P5S[7:0]							
15	14	13	12	11	10	9	8
Reserved	APX_SDT_P4E[2:0]			APX_SDT_P4I[1:0]		APX_SDT_P4S[9:8]	
7	6	5	4	3	2	1	0
APX_SDT_P4S[7:0]							

Bit	Attr	Bit Name	Description	Reset
31	-	Reserved	Reserved	0x00
30..28	rw	APX_SDT_P5E	SDT state procedure-5 detect end state index. The value 0 to 4 are indicated state index-1 to 5..	0x00
27..26	rw	APX_SDT_P5I	SDT state procedure-5 detect input line initial state-0 setting value.	0x00
25..16	rw	APX_SDT_P5S	SDT state procedure-5 detect input line state setting value. The adjacent two state settings must be different. [0,1] : state-1 value of input line-0,1 [2,3] : state-2 value of input line-0,1 [4,5] : state-3 value of input line-0,1 [6,7] : state-4 value of input line-0,1 [8,9] : state-5 value of input line-0,1	0x0000
15	-	Reserved	Reserved	0x00
14..12	rw	APX_SDT_P4E	SDT state procedure-4 detect end state index. The value 0 to 4 are indicated state index-1 to 5..	0x00
11..10	rw	APX_SDT_P4I	SDT state procedure-4 detect input line initial state-0 setting value.	0x00
9..0	rw	APX_SDT_P4S	SDT state procedure-4 detect input line state setting value. The adjacent two state settings must be different. [0,1] : state-1 value of input line-0,1 [2,3] : state-2 value of input line-0,1 [4,5] : state-3 value of input line-0,1 [6,7] : state-4 value of input line-0,1 [8,9] : state-5 value of input line-0,1	0x0000

#### 1.42.12. APX ASB channel-0 control register-0

<b>APX_ASB00</b>	<b>APX ASB channel-0 control register-0</b>
Offset Address :	<b>0x50</b>
	Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
APX_ASB0_DMAEN	Reserved			APX_ASB0_TXTH	Reserved		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					APX_ASB0_FCLR	Reserved	APX_ASB0_RSTTX
7	6	5	4	3	2	1	0
Reserved		APX_ASB0_PLEN	APX_ASB0_INV	APX_ASB0_DINV	APX_ASB0_MSBEN	APX_ASB0_MDS	APX_ASB0_EN

Bit	Attr	Bit Name	Description	Reset
31	rw	APX_ASB0_DMAEN	ASB channel-0 direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30..28	-	Reserved	Reserved	0x00
27	rw	APX_ASB0_TXTH	ASB channel-0 data FIFO low threshold for transmitted access. 0x0 = 0byte (Empty) 0x1 = 2byte (Half)	0x00
26..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	APX_ASB0_FCLR	ASB channel-0 FIFO clear. When enables, the data FIFO will be flushed and APX_ASBn_TXF flag is set. (set by software and clear by hardware) 0 = Normal 1 = Clear	0x00
9	-	Reserved	Reserved	0x00
8	rw	APX_ASB0_RSTTX	ASB channel-0 trigger to send a RESET code. This bit is set by software to send a RESET code when the FIFO and shift register are both empty. This bit will clear by hardware after RESET code sending end. (set by software and clear by hardware) 0 = Normal 1 = Send : send a RESET code	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	APX_ASB0_PLEN	ASB channel-0 pixel length. This bit is used to set byte count of one RGB LED pixel. 0 = 3Byte 1 = 4Byte	0x00
4	rw	APX_ASB0_INV	ASB channel-0 output inverse enable bit. 0 = Disable 1 = Enable	0x00
3	rw	APX_ASB0_DINV	ASB channel-0 inverse transmitted data enable. When enables, the transmitted data bits are inverted. 0 = Disable 1 = Enable	0x00
2	rw	APX_ASB0_MSBEN	ASB channel-0 data order Msb first enable. When disables , the Lsb bit will be the first bit. 0 = Disable 1 = Enable	0x00
1	rw	APX_ASB0_MDS	ASB channel-0 output mode select. When selects ARGB mode, the output bit timing will control by APX_ASBn_T0H and APX_ASBn_T1H setting. When selects SHIFT mode, the output data bit will directly shift output by CK_ASB clock. 0 = ARGB	0x00

0	rw	<b>APX_ASB0_EN</b>	1 = SHIFT ASB channel-0 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB0_ENX. 0 = Disable 1 = Enable	0x00
---	----	--------------------	--	------

#### 1.42.13. APX ASB channel-0 control register-1

<b>APX_ASB01</b>	<b>APX ASB channel-0 control register-1</b>
Offset Address :	0x54
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APX_ASB0_PCNT[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
APX_ASB0_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	<b>APX_ASB0_PCNT</b>	ASB channel-0 pixel or LED count of one transferred frame. When the transmitted data are reached the pixel count, the chip will automatically insert a RESET code after the last data. Value 0 is disabled to insert a RESET code automatically. The internal pixel counter will be cleared when APX_ASB0_EN is set 0 or APX_ASB0_FCLR is set 1.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	w	<b>APX_ASB0_DAT</b>	ASB channel-0 transmitted data register. Write this register will clear the APX_ASB0_TXF. This register is as same as APX_ASB0_DATX.	0x00

#### 1.42.14. APX ASB channel-1 control register-0

<b>APX_ASB10</b>	<b>APX ASB channel-1 control register-0</b>
Offset Address :	0x58
Reset Value :	0x00000000

31	30	29	28	27	26	25	24
<b>APX_ASB1_DMAEN</b>	Reserved			<b>APX_ASB1_TXTH</b>	Reserved		
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved					<b>APX_ASB1_FCLR</b>	Reserved	<b>APX_ASB1_RSTTX</b>
7	6	5	4	3	2	1	0
Reserved		<b>APX_ASB1_PLEN</b>	<b>APX_ASB1_INV</b>	<b>APX_ASB1_DINV</b>	<b>APX_ASB1_MSBEN</b>	<b>APX_ASB1_MDS</b>	<b>APX_ASB1_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>APX_ASB1_DMAEN</b>	ASB channel-1 direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30..28	-	Reserved	Reserved	0x00
27	rw	<b>APX_ASB1_TXTH</b>	ASB channel-1 data FIFO low threshold for transmitted access. 0x0 = 0byte (Empty) 0x1 = 2byte (Half)	0x00

26..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	APX_ASB1_FCLR	ASB channel-1 FIFO clear. When enables, the data FIFO will be flushed and APX_ASBn_TXF flag is set. (set by software and clear by hardware) 0 = Normal 1 = Clear	0x00
9	-	Reserved	Reserved	0x00
8	rw	APX_ASB1_RSTTX	ASB channel-1 trigger to send a RESET code. This bit is set by software to send a RESET code when the FIFO and shift register are both empty. This bit will clear by hardware after RESET code sending end. (set by software and clear by hardware) 0 = Normal 1 = Send : send a RESET code	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	APX_ASB1_PLEN	ASB channel-1 pixel length. This bit is used to set byte count of one RGB LED pixel. 0 = 3Byte 1 = 4Byte	0x00
4	rw	APX_ASB1_INV	ASB channel-1 output inverse enable bit. 0 = Disable 1 = Enable	0x00
3	rw	APX_ASB1_DINV	ASB channel-1 inverse transmitted data enable. When enables, the transmitted data bits are inverted. 0 = Disable 1 = Enable	0x00
2	rw	APX_ASB1_MSBEN	ASB channel-1 data order Msb first enable. When disables , the Lsb bit will be the first bit. 0 = Disable 1 = Enable	0x00
1	rw	APX_ASB1_MDS	ASB channel-1 output mode select. When selects ARGB mode, the output bit timing will control by APX_ASBn_T0H and APX_ASBn_T1H setting. When selects SHIFT mode, the output data bit will directly shift output by CK_ASB clock. 0 = ARGB 1 = SHIFT	0x00
0	rw	APX_ASB1_EN	ASB channel-1 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB1_ENX. 0 = Disable 1 = Enable	0x00

#### 1.42.15. APX ASB channel-1 control register-1

APX_ASB11		APX ASB channel-1 control register-1					
Offset Address :		0x5C		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APX_ASB1_PCNT[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
APX_ASB1_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00

23..16	rw	<b>APX_ASB1_PCNT</b>	ASB channel-1 pixel or LED count of one transferred frame. When the transmitted data are reached the pixel count, the chip will automatically insert a RESET code after the last data. Value 0 is disabled to insert a RESET code automatically. The internal pixel counter will be cleared when APX_ASB1_EN is set 0 or APX_ASB1_FCLR is set 1.	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..0	w	<b>APX_ASB1_DAT</b>	ASB channel-1 transmitted data register. Write this register will clear the APX_ASB1_TXF. This register is as same as APX_ASB1_DATX.	0x00

#### 1.42.16. APX ASB channel-2 control register-0

<b>APX_ASB20</b>	<b>APX ASB channel-2 control register-0</b>
Offset Address :	<b>0x60</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>APX_ASB2_DMAEN</b>	<b>Reserved</b>			<b>APX_ASB2_TXTH</b>	<b>Reserved</b>		
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>					<b>APX_ASB2_FCLR</b>	<b>Reserved</b>	<b>APX_ASB2_RSTTX</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>APX_ASB2_PLEN</b>	<b>APX_ASB2_INV</b>	<b>APX_ASB2_DINV</b>	<b>APX_ASB2_MSBEN</b>	<b>Reserved</b>	<b>APX_ASB2_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>APX_ASB2_DMAEN</b>	ASB channel-2 direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output. 0 = Disable 1 = Enable	0x00
30..28	-	<b>Reserved</b>	Reserved	0x00
27	rw	<b>APX_ASB2_TXTH</b>	ASB channel-2 data FIFO low threshold for transmitted access. 0x0 = 0byte (Empty) 0x1 = 2byte (Half)	0x00
26..24	-	<b>Reserved</b>	Reserved	0x00
23..16	-	<b>Reserved</b>	Reserved	0x00
15..11	-	<b>Reserved</b>	Reserved	0x00
10	rw	<b>APX_ASB2_FCLR</b>	ASB channel-2 FIFO clear. When enables, the data FIFO will be flushed and APX_ASBn_TXF flag is set. (set by software and clear by hardware) 0 = Normal 1 = Clear	0x00
9	-	<b>Reserved</b>	Reserved	0x00
8	rw	<b>APX_ASB2_RSTTX</b>	ASB channel-2 trigger to send a RESET code. This bit is set by software to send a RESET code when the FIFO and shift register are both empty. This bit will clear by hardware after RESET code sending end. (set by software and clear by hardware) 0 = Normal 1 = Send : send a RESET code	0x00
7..6	-	<b>Reserved</b>	Reserved	0x00
5	rw	<b>APX_ASB2_PLEN</b>	ASB channel-2 pixel length. This bit is used to set byte count of one RGB LED pixel. 0 = 3Byte 1 = 4Byte	0x00
4	rw	<b>APX_ASB2_INV</b>	ASB channel-2 output inverse enable bit. 0 = Disable 1 = Enable	0x00

3	rw	<b>APX_ASB2_DINV</b>	ASB channel-2 inverse transmitted data enable. When enables, the transmitted data bits are inverted. 0 = Disable 1 = Enable	0x00
2	rw	<b>APX_ASB2_MSBEN</b>	ASB channel-2 data order Msb first enable. When disables , the Lsb bit will be the first bit. 0 = Disable 1 = Enable	0x00
1	-	<b>Reserved</b>	Reserved	0x00
0	rw	<b>APX_ASB2_EN</b>	ASB channel-2 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB2_ENX. 0 = Disable 1 = Enable	0x00

### 1.42.17. APX ASB channel-2 control register-1

<b>APX_ASB21</b>	<b>APX ASB channel-2 control register-1</b>
Offset Address :	<b>0x64</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>Reserved</b>							
23	22	21	20	19	18	17	16
<b>APX_ASB2_PCNT[7:0]</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>							
7	6	5	4	3	2	1	0
<b>APX_ASB2_DAT[7:0]</b>							

Bit	Attr	Bit Name	Description	Reset
31..24	-	<b>Reserved</b>	Reserved	0x00
23..16	rw	<b>APX_ASB2_PCNT</b>	ASB channel-2 pixel or LED count of one transferred frame. When the transmitted data are reached the pixel count, the chip will automatically insert a RESET code after the last data. Value 0 is disabled to insert a RESET code automatically. The internal pixel counter will be cleared when APX_ASB2_EN is set 0 or APX_ASB2_FCLR is set 1.	0x00
15..8	-	<b>Reserved</b>	Reserved	0x00
7..0	w	<b>APX_ASB2_DAT</b>	ASB channel-2 transmitted data register. Write this register will clear the APX_ASB2_TXF. This register is as same as APX_ASB2_DATX.	0x00

### 1.42.18. APX ASB channel-3 control register-0

<b>APX_ASB30</b>	<b>APX ASB channel-3 control register-0</b>
Offset Address :	<b>0x68</b> Reset Value : <b>0x00000000</b>

31	30	29	28	27	26	25	24
<b>APX_ASB3_DMAEN</b>	<b>Reserved</b>			<b>APX_ASB3_TXTH</b>	<b>Reserved</b>		
23	22	21	20	19	18	17	16
<b>Reserved</b>							
15	14	13	12	11	10	9	8
<b>Reserved</b>					<b>APX_ASB3_FCLR</b>	<b>Reserved</b>	<b>APX_ASB3_RSTTX</b>
7	6	5	4	3	2	1	0
<b>Reserved</b>		<b>APX_ASB3_PLEN</b>	<b>APX_ASB3_INV</b>	<b>APX_ASB3_DINV</b>	<b>APX_ASB3_MSBEN</b>	<b>Reserved</b>	<b>APX_ASB3_EN</b>

Bit	Attr	Bit Name	Description	Reset
31	rw	<b>APX_ASB3_DMAEN</b>	ASB channel-3 direct memory access enable to transmit. When enables, hardware can receive the data from DMA and transmit to output.	0x00



			0 = Disable 1 = Enable	
30..28	-	Reserved	Reserved	0x00
27	rw	APX_ASB3_TXTH	ASB channel-3 data FIFO low threshold for transmitted access. 0x0 = 0byte (Empty) 0x1 = 2byte (Half)	0x00
26..24	-	Reserved	Reserved	0x00
23..16	-	Reserved	Reserved	0x00
15..11	-	Reserved	Reserved	0x00
10	rw	APX_ASB3_FCLR	ASB channel-3 FIFO clear. When enables, the data FIFO will be flushed and APX_ASBn_TXF flag is set. (set by software and clear by hardware) 0 = Normal 1 = Clear	0x00
9	-	Reserved	Reserved	0x00
8	rw	APX_ASB3_RSTTX	ASB channel-3 trigger to send a RESET code. This bit is set by software to send a RESET code when the FIFO and shift register are both empty. This bit will clear by hardware after RESET code sending end. (set by software and clear by hardware) 0 = Normal 1 = Send : send a RESET code	0x00
7..6	-	Reserved	Reserved	0x00
5	rw	APX_ASB3_PLEN	ASB channel-3 pixel length. This bit is used to set byte count of one RGB LED pixel. 0 = 3Byte 1 = 4Byte	0x00
4	rw	APX_ASB3_INV	ASB channel-3 output inverse enable bit. 0 = Disable 1 = Enable	0x00
3	rw	APX_ASB3_DINV	ASB channel-3 inverse transmitted data enable. When enables, the transmitted data bits are inverted. 0 = Disable 1 = Enable	0x00
2	rw	APX_ASB3_MSBEN	ASB channel-3 data order Msb first enable. When disables , the Lsb bit will be the first bit. 0 = Disable 1 = Enable	0x00
1	-	Reserved	Reserved	0x00
0	rw	APX_ASB3_EN	ASB channel-3 enable. When disables, this ASB channel is stopped and output is disabled. This register is as same as APX_ASB3_ENX. 0 = Disable 1 = Enable	0x00

#### 1.42.19. APX ASB channel-3 control register-1

APX_ASB31		APX ASB channel-3 control register-1					
Offset Address :		0x6C		Reset Value :		0x00000000	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
APX_ASB3_PCNT[7:0]							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
APX_ASB3_DAT[7:0]							

Bit	Attr	Bit Name	Description	Reset
31..24	-	Reserved	Reserved	0x00
23..16	rw	APX_ASB3_PCNT	ASB channel-3 pixel or LED count of one transferred frame. When the transmitted data are reached the pixel count, the chip will automatically insert a RESET code after the last data. Value 0 is disabled to insert a RESET code automatically. The internal pixel counter will be cleared when APX_ASB3_EN is set 0 or APX_ASB3_FCLR is set 1.	0x00
15..8	-	Reserved	Reserved	0x00
7..0	w	APX_ASB3_DAT	ASB channel-3 transmitted data register. Write this register will clear the APX_ASB3_TXF. This register is as same as APX_ASB3_DATX.	0x00

## 1.42.20. APX Register Map

APX Register Map

Register Number = 19

0	APX_ASB0_BUSYF	0	APX_IEA	0	Reserved	APX_ASB_TRST [7:0]	APX_ASB2_DATX [7:0]	APX_CCL0_EN	0	APX_CCL0_MUX0 [3:0]	APX_CCL1_EN	0
1	APX_ASB1_BUSYF	0	Reserved	0				APX_CCL0_TEN	0		APX_CCL1_TEN	0
2	APX_ASB2_BUSYF	0		Reserved				0	Reserved		0	
3	APX_ASB3_BUSYF	0		0				0	0			
4	Reserved	0	Reserved	0				APX_CCL0_MUX1 [3:0]	0		APX_CCL1_FTSEL [1:0]	0
5		0		0				0	0			
6		0		0				0	0			
7	0	0	0	0				APX_CCL0_EDSEL [1:0]	0		APX_CCL1_EDSEL [1:0]	0
8	Reserved	0	Reserved	0				0	0		0	0
9	Reserved	0	Reserved	0				0	0		APX_CCL0_FTSEL [2:0]	0
10	Reserved	0	Reserved	0	0	0	APX_CCL0_INV [1:0]	0	APX_CCL1_DIV [1:0]	0		
11	Reserved	0	Reserved	0	0	0	APX_CCL0_MUX2 [3:0]	0	APX_CCL1_INV	0		
12	APX_SDTF4	0	APX_SDT_IE4	0	APX_ASB1_DATX [7:0]	APX_CCL0_MUX2 [3:0]	APX_CCL0_MUX2 [3:0]	0	0	APX_CCL1_DIV [1:0]	0	
13	APX_SDTF5	0	APX_SDT_IE5	0				0	0	0	0	
14	Reserved	0	Reserved	0				0	0	0	0	
15	Reserved	0	Reserved	0	APX_ASB0_ENX	APX_ASB2_TRST [7:0]	APX_ASB2_DATX [7:0]	Reserved	0	Reserved	Reserved	0
16	APX_CCL0F	0	APX_CCL0_IE	0				0	0		0	0
17	APX_CCL1F	0	APX_CCL1_IE	0				0	0		0	0
18	Reserved	0	Reserved	0	APX_ASB2_ENX	0	APX_ASB1_DATX [7:0]	0	0	APX_CCL0_TRUTH [7:0]	0	
19		0		APX_ASB3_ENX	0	0		0	0			
20	APX_ASB0_TXF	0	APX_ASB0_TIE	0	Reserved	APX_ASB2_DATX [7:0]		APX_ASB2_DATX [7:0]	0		0	Reserved
21	APX_ASB1_TXF	0	APX_ASB1_TIE	0			0		0	0	0	
22	APX_ASB2_TXF	0	APX_ASB2_TIE	0			0		0	0	0	
23	APX_ASB3_TXF	0	APX_ASB3_TIE	0			0		0	0	0	
24	APX_CCL0_OUT	0	Reserved	0	APX_ASB_CINV	APX_ASB_PSC [2:0]	APX_ASB3_DATX [7:0]	0	0	APX_CCL0_SQIN [1:0]	0	
25	APX_CCL1_OUT	0		0				0	0		0	0
26	Reserved	0		0				0	0		0	0
27	Reserved	0	Reserved	0	Reserved	APX_ASB_TRST [7:0]	APX_ASB2_DATX [7:0]	0	0	Reserved	0	
28	APX_ASB0_TCF	0		APX_ASB0_TCIE				0	APX_ASB_RST		0	0
29	APX_ASB1_TCF	0		APX_ASB1_TCIE				0	APX_ASB_IDLE		0	0
30	APX_ASB2_TCF	0	APX_ASB2_TCIE	0	APX_ASB_SYNC	APX_ASB_CNT [4:0]	APX_ASB3_DATX [7:0]	0	0	Reserved	0	
31	APX_ASB3_TCF	0	APX_ASB3_TCIE	0				Reserved	0	0	0	Reserved
Offset	Register	Reset	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

MG32F02N Register Definitions (2025\_0401) Page-636

0x68	APX_ASB30	APX_ASB3_DMAEN	Reserved	APX_ASB3_TXTH	Reserved	Reserved	Reserved	APX_ASB3_FCLR	APX_ASB3_RSTTX	Reserved	Reserved	APX_ASB3_PLEN	APX_ASB3_INV	APX_ASB3_DINV	APX_ASB3_MSBEN	Reserved	APX_ASB3_EN
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x6C	APX_ASB31	Reserved	Reserved	APX_ASB3_PCNT [7:0]	Reserved	Reserved	Reserved	APX_ASB3_PCNT [7:0]	Reserved	Reserved	APX_ASB3_PCNT [7:0]	Reserved	APX_ASB3_PCNT [7:0]	Reserved	APX_ASB3_PCNT [7:0]	Reserved	APX_ASB3_PCNT [7:0]
Reset	0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 2. Revision History

Version 1.01 Register Definitions (2025_0401)	
1	Update register descriptions of MEM_ISP_REN, MEM_ISP_WEN and MEM_ISPD_REN about Code reset.
2	Change LCD_VT_SEL value definition 0xF to reserved.
3	Change default value from 1 to 0 for PC_SC2, PC_SC3, SYS_IEA bits.
4	Update register description for RST_EX_CE, CFG_PLL_TST, CFG_FTSTO.
Version 0.95 Register Definitions (2024_1025)	
1	Initial version for register definitions

### 3. List of abbreviations for registers

Abbreviations	Definition	Descriptions
<b>Attr</b>	access Attribute	Register read/write access attribute
<b>rw</b>	Read/Writer	Indicate the register can be read or write by software.
<b>r</b>	Read	Indicate the register can be read only by software.
<b>w</b>	Write	Indicate the register can be written only by software.
<b>Reserved</b>	Reserved register	Indicate the register is reserved for internal using or future design.
<b>Reset</b>	Reset value	The register default value after chip warm/cold reset by design default or loaded from OB(option byte flash)
<b>Base Address</b>	absolute address	The Base Address is using as the absolute address of CPU addressing for all the registers of a module. The actual address of a register is the Base Address plus the Offset Address.
<b>Offset Address</b>	related address	The Offset Address is using as the related address for one of the registers of a module. The actual address of a register is the Base Address plus the Offset Address.